Engineering:Phase-locked loop ranges

From HandWiki
Revision as of 20:47, 16 December 2020 by imported>WikiG (linkage)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The terms hold-in range, pull-in range (acquisition range), and lock-in range are widely used by engineers for the concepts of frequency deviation ranges within which phase-locked loop-based circuits can achieve lock under various additional conditions.

History

In the classic books on phase-locked loops,[1][2] published in 1966, such concepts as hold-in, pull-in, lock-in, and other frequency ranges for which PLL can achieve lock, were introduced. They are widely used nowadays (see, e.g. contemporary engineering literature[3][4] and other publications). Usually in engineering literature only non-strict definitions are given for these concepts. F. Gardner in 1979 in the 2nd edition of his well-known work, Phaselock Techniques, formulated the following problem[5][p. 70] (see also the 3rd edition[3][p. 187–188]): "There is no natural way to define exactly any unique lock-in frequency". The lack of rigorous explanations led to the paradox: "despite its vague reality, lock-in range is a useful concept"[5][p. 70]. Many years of using definitions based on the above concepts has led to the advice given in a handbook on synchronization and communications, namely to check the definitions carefully before using them.[6] First rigorous mathematical definitions were given in.[7][8]

Definitions

  • [math]\displaystyle{ \theta_\Delta(t) = \theta_\text{ref}(t) - \theta_\text{VCO}(t) }[/math] phase difference between input (reference) signal and local oscillator (VCO, NCO) signal.
  • [math]\displaystyle{ \theta_\Delta(0) }[/math] initial phase difference between input signal and VCO signal.
  • [math]\displaystyle{ \omega_\Delta(t) = \dot\theta_\text{ref}(t) - \dot\theta_\text{VCO}(t) }[/math] frequency difference between input signal frequency and VCO signal.
  • [math]\displaystyle{ \omega_\Delta^\text{free} = \omega_\text{ref} - \omega_\text{VCO}^\text{free} }[/math] frequency difference between input signal frequency and VCO free running frequency.

Note that in general [math]\displaystyle{ \omega_\Delta^\text{free} \neq \omega_\Delta(0) }[/math], because [math]\displaystyle{ \omega_\Delta(0) }[/math] also depends on initial input of VCO.

Locked state

Definition of locked state

In a locked state: 1) the phase error fluctuations are small, the frequency error is small; 2) PLL approaches the same locked state after small perturbations of the phases and filter state.

Hold-in range

Hold-in range. Free-running frequency of VCO is fixed and input signal frequency is slowly-changing. While ω ref is inside hold-in range, VCO frequency is in tune with it, which is called tracking. Outside hold-in range VCO may unlock from input signal.

Definition of hold-in range.

A largest interval of frequency deviations [math]\displaystyle{ 0 \leq \left|\omega_\Delta^\text{free}\right| \leq \omega_h }[/math] for which a locked state exists is called a hold-in range, and [math]\displaystyle{ \omega_h }[/math] is called hold-in frequency.[7][8]

Value of frequency deviation belongs to the hold-in range if the loop re-achieves locked state after small perturbations of the filter's state, the phases and frequencies of VCO and the input signals. This effect is also called steady-state stability. In addition, for a frequency deviation within the hold-in range, after a small changes in input frequency loop re-achieves a new locked state (tracking process).

Pull-in range

Also called acquisition range, capture range.[9]

Assume that the loop power supply is initially switched off and then at [math]\displaystyle{ t = 0 }[/math] the power is switched on, and assume that the initial frequency difference is sufficiently large. The loop may not lock within one beat note, but the VCO frequency will be slowly tuned toward the reference frequency (acquisition process). This effect is also called a transient stability. The pull-in range is used to name such frequency deviations that make the acquisition process possible (see, e.g. explanations in [,[1] p. 40], [,[4] p. 61]).

Definition of pull-in range.

Pull-in range is a largest interval of frequency deviations [math]\displaystyle{ 0 \leq \left|\omega_\Delta^\text{free}\right| \leq \omega_p }[/math] such that PLL acquires lock for arbitrary initial phase, initial frequency, and filter state. Here [math]\displaystyle{ \omega_p }[/math] is called pull-in frequency.[7][8]

Lock-in range

Assume that PLL is initially locked. Then the reference frequency [math]\displaystyle{ \omega_1 }[/math] is suddenly changed in an abrupt manner(step change). Pull-in range guarantees that PLL will eventually synchronize, however this process may take a long time. Such long acquisition process is called cycle slipping.

If difference between initial and final phase deviation is larger than [math]\displaystyle{ 2\pi }[/math], we say that cycle slipping takes place.

[math]\displaystyle{ \exist t \gt T_\text{lock}: \left|\theta_\Delta(0) - \theta_\Delta(t)\right| \geq 2\pi. }[/math]

Here, sometimes, the limit of the difference or the maximum of the difference is considered[10]

Definition of lock-in range.

If the loop is in a locked state, then after an abrupt change of [math]\displaystyle{ \omega_\Delta^\text{free} }[/math] free within a lock-in range [math]\displaystyle{ \left|\omega_\Delta^\text{free}\right| \leq \omega_l }[/math], the PLL acquires lock without cycle slipping. Here [math]\displaystyle{ \omega_l }[/math] is called lock-in frequency.[7][8]

References

  1. ↑ 1.0 1.1 F. Gardner (1966). Phase-lock techniques.. New York: John Wiley & Sons. 
  2. ↑ A. Viterbi (1966). Principles of coherent communications.. New York: McGraw-Hill. 
  3. ↑ 3.0 3.1 F. Gardner (2005). Phase-lock techniques, 3rd ed. Wiley. 
  4. ↑ 4.0 4.1 R. Best (2007). Phase-Lock Loops: Design, Simulation and Application, 6th ed.. McGraw-Hill. 
  5. ↑ 5.0 5.1 Gardner, Floyd (1979). Phase-lock techniques, 2nd ed.. New York: John Wiley & Sons. 
  6. ↑ M. Kihara; S. Ono; P. Eskelinen (2002). Digital Clocks for Synchronization and Communications.. Artech House. p. 49. 
  7. ↑ 7.0 7.1 7.2 7.3 Leonov, G.A.; Kuznetsov, N.V.; Yuldashev, M.V.; Yuldashev, R.V.. "Hold-in, pull-in, and lock-in ranges of PLL circuits: rigorous mathematical definitions and limitations of classical theory.". Circuits and Systems I: Regular Papers, IEEE Transactions on (IEEE) 62 (10): 2454–2464. doi:10.1109/TCSI.2015.2476295. 
  8. ↑ 8.0 8.1 8.2 8.3 Kuznetsov, N.V.; Leonov, G.A.; Yuldashev, M.V.; Yuldashev, R.V.. "Rigorous mathematical definitions of the hold-in and pull-in ranges for phase-locked loops". IFAC-PapersOnLine 48 (11): 710–713. doi:10.1016/j.ifacol.2015.09.272. http://www.sciencedirect.com/science/article/pii/S2405896315013531. 
  9. ↑ B. Razavi (1996). Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits-A Tutorial.. IEEE Press. 
  10. ↑ J. Stensby (1997). Phase-Locked Loops: Theory and Applications.. Taylor & Francis. 




Retrieved from "https://handwiki.org/wiki/index.php?title=Engineering:Phase-locked_loop_ranges&oldid=97781"