Delta delay

From HandWiki
Revision as of 02:02, 10 July 2021 by imported>JMinHep (change)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

In VHDL simulations, all assignments to signals (a VHDL concept that represents a net connecting different components together) occur with some infinitesimal delay, known as delta delay, unless a delay is specified.[1] Technically, delta delay is of no measurable unit, but from a digital electronics hardware design perspective one should think of delta delay as being the smallest time unit one could measure, such as a femtosecond (fs).

References

  1. Bhasker, Jayaram (1999). A Vhdl Primer. Prentice Hall PTR, 1999. pp. 31, 46. ISBN 9780130965752.