Successive approximation ADC

A successive approximation ADC is a type of analog-to-digital converter that converts a continuous analog waveform into a discrete digital representation via a binary search through all possible quantization levels before finally converging upon a digital output for each conversion.

Block diagram

Successive approximation ADC block diagram

Key

• DAC = digital-to-analog converter
• EOC = end of conversion
• SAR = successive approximation register
• S/H = sample and hold circuit
• V_in = input voltage
• V_ref = reference voltage

Algorithm

The successive approximation analog-to-digital converter circuit typically consists of four chief subcircuits:

1. A sample and hold circuit to acquire the input voltage (V_in).
2. An analog voltage comparator that compares V_in to the output of the internal DAC and outputs the result of the comparison to the successive approximation register (SAR).
3. A successive approximation register subcircuit designed to supply an approximate digital code of V_in to the internal DAC.
4. An internal reference DAC that, for comparison with V_REF, supplies the comparator with an analog voltage equal to the digital code output of the SAR_in.

Animation of a 4-bit successive approximation ADC.

The successive approximation register is initialized so that the most significant bit (MSB) is equal to a digital 1. This code is fed into the DAC, which then supplies the analog equivalent of this digital code (V_ref/2) into the comparator circuit for comparison with the sampled input voltage. If this analog voltage exceeds V_in the comparator causes the SAR to reset this bit; otherwise, the bit is left as 1. Then the next bit is set to 1 and the same test is done, continuing this binary search until every bit in the SAR has been tested. The resulting code is the digital approximation of the sampled input voltage and is finally output by the SAR at the end of the conversion (EOC).

Mathematically, let V_in = xV_ref, so x in [−1, 1] is the normalized input voltage. The objective is to approximately digitize x to an accuracy of 1/2ⁿ. The algorithm proceeds as follows:

1. Initial approximation x₀ = 0.
2. ith approximation x_i = x_i−1 − s(x_i−1 − x)/2ⁱ.

where, s(x) is the signum-function (sgn(x)) (+1 for x ≥ 0, −1 for x < 0). It follows using mathematical induction that |x_n − x| ≤ 1/2ⁿ.

As shown in the above algorithm, a SAR ADC requires:

1. An input voltage source V_in.
2. A reference voltage source V_ref to normalize the input.
3. A DAC to convert the ith approximation x_i to a voltage.
4. A comparator to perform the function s(x_i − x) by comparing the DAC's voltage with the input voltage.
5. A register to store the output of the comparator and apply x_i−1 − s(x_i−1 − x)/2ⁱ.

Operation of successive Approximation ADC as input voltage falls from 5 to 0 V. Iterations on the x axis. Approximation value on the y axis.

Example: The ten steps to converting an analog input to 10 bit digital, using successive approximation, are shown here for all voltages from 5 V to 0 V in 0.1 V iterations. Since the reference voltage is 5 V, when the input voltage is also 5 V all bits are set. As the voltage is decreased to 4.9 V, only some of the least significant bits are cleared. The MSB will remain set until the input is one half the reference voltage, 2.5 V.

The binary weights assigned to each bit, starting with the MSB, are 2.5, 1.25, 0.625, 0.3125, 0.15625, 0.078125, 0.0390625, 0.01953125, 0.009765625, 0.0048828125. All of these add up to 4.9951171875, meaning binary 1111111111, or one LSB less than 5.

When the analog input is being compared to the internal DAC output, it effectively is being compared to each of these binary weights, starting with the 2.5 V and either keeping it or clearing it as a result. Then by adding the next weight to the previous result, comparing again, and repeating until all the bits and their weights have been compared to the input, the end result, a binary number representing the analog input, is found.

Charge-redistribution successive approximation ADC

Charge-scaling DAC

One of the most common implementations of the successive approximation ADC, the charge-redistribution successive approximation ADC, uses a charge scaling DAC. The charge scaling DAC simply consists of an array of individually switched binary-weighted capacitors. The amount of charge upon each capacitor in the array is used to perform the aforementioned binary search in conjunction with a comparator internal to the DAC and the successive approximation register.

1. First, the capacitor array is completely discharged to the offset voltage of the comparator, V_OS. This step provides automatic offset cancellation(i.e. The offset voltage represents nothing but dead charge which can't be juggled by the capacitors).
2. Next, all of the capacitors within the array are switched to the input signal, v_IN. The capacitors now have a charge equal to their respective capacitance times the input voltage minus the offset voltage upon each of them.
3. In the third step, the capacitors are then switched so that this charge is applied across the comparator's input, creating a comparator input voltage equal to −v_IN.
4. Finally, the actual conversion process proceeds. First, the MSB capacitor is switched to V_REF, which corresponds to the full-scale range of the ADC. Due to the binary-weighting of the array the MSB capacitor forms a 1:1 charge divider with the rest of the array. Thus, the input voltage to the comparator is now −v_IN plus V_REF/2. Subsequently, if v_IN is greater than V_REF/2 then the comparator outputs a digital 1 as the MSB, otherwise it outputs a digital 0 as the MSB. Each capacitor is tested in the same manner until the comparator input voltage converges to the offset voltage, or at least as close as possible given the resolution of the DAC.

3 bits simulation of a capacitive ADC

Use with non-ideal analog circuits

When implemented as an analog circuit – where the value of each successive bit is not perfectly 2^N (e.g. 1.1, 2.12, 4.05, 8.01, etc.) – a successive approximation approach might not output the ideal value because the binary search algorithm incorrectly removes what it believes to be half of the values the unknown input cannot be. Depending on the difference between actual and ideal performance, the maximum error can easily exceed several LSBs, especially as the error between the actual and ideal 2^N becomes large for one or more bits. Since we don't know the actual unknown input, it is therefore very important that accuracy of the analog circuit used to implement a SAR ADC be very close to the ideal 2^N values; otherwise, we cannot guarantee a best match search.

See also

• Quantization noise
• Digital-to-analog converter

Further reading

• CMOS Circuit Design, Layout, and Simulation, 3rd Edition; R. J. Baker; Wiley-IEEE; 1208 pages; 2010; ISBN:978-0-470-88132-3
• Data Conversion Handbook; Analog Devices; Newnes; 976 pages; 2004; ISBN:978-0750678414

External links

• Understanding SAR ADCs: Their Architecture and Comparison with Other ADCs - Maxim
• Choose the right A/D converter for your application - TI