Engineering:XCore XS1-SU

XS1-SU

An XMOS Xcore-SU processor, 96 BGA package, 10x10 mm.
General Info
Launched	2013
Max. CPU clock rate	to 500 MHz
Architecture and classification
Instruction set	XCore XS1
Physical specifications
Cores	1 or 2
Package(s)	96 BGA 217 BGA
History

The XS1-SU is a family of processors designed by XMOS. It is based on a 32-bit architecture, that runs up to 8 concurrent threads, with built-in Analogue to Digital Converters (ADC), USB 2.0 PHY, oscillator, and power supplies. It has been available since spring 2013 running at 500 MHz. Each thread can run at up to 125 MHz.

Description

The XS1-SU1 comprises a single core processor, a USB PHY, a switch, digital I/O ports, and analogue I/O ports. The execution core has a data path, a memory, and register banks for eight threads. The switches of two or more XS1-SU and Xcore XS1-L processors can be connected using one or more links, whereupon threads on all of the cores can communicate with each other by exchanging messages through the switches. The XCore XS1 instruction set architecture supports 12 general purpose registers per thread. A standard 3-operand instruction set is used for programming the thread.

Input and Output

The processor can perform input and output directly from the instruction set using IN and OUT instructions. Complex interfaces are designed by programming a sequence of IN and OUT instructions. The XCore XS1 instruction set architecture has a built-in scheduler that deschedules threads that wait for an IN or an OUT to complete until the operation completes. This enables event-driven programming.

The IN and OUT instructions operate on binary data. This may be a bit pattern that was sampled on a set of general purpose digital I/O pins, or it may be reading data from some physical layer (PHY). This can be a built-in Analogue to Digital Converter (ADC), USB-PHY, or an external PHY.

External links

• XMOS XCore Architecture