KOMDIV-64

From HandWiki
Revision as of 03:44, 16 March 2024 by JOpenQuest (talk | contribs) (fix)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
KOMDIV-64
General Info
Launched2007; 17 years ago (2007)
Designed byNIISI
Performance
Max. CPU clock rate200 MHz to 1.3 GHz
Architecture and classification
Min. feature size28 nm to 0.35 μm
Instruction setMIPS IV
Physical specifications
Cores
  • 1 to 2
History

The KOMDIV-64 (Russian: КОМДИВ-64) is a family of 64-bit microprocessors developed by the Scientific Research Institute of System Development (NIISI) of the Russian Academy of Sciences and manufactured by TSMC, UMC, GlobalFoundries, and X-Fab.[1] The KOMDIV-64 processors are primarily intended for industrial and high-performance computing applications.

These microprocessors implement the MIPS IV instruction set architecture (ISA).


Overview

Designation Cores In production since Process (nm) Clock rate (MHz) Remarks / References
Russian English
1990ВМ3Т 1990VM3T 1 2005 350 120 [2][3][4][5]
1890ВМ5Ф 1890VM5F 1 2008 350 350 [2][3][4][5]
1890ВМ6Я 1890VM6Ya 1 2011 180 270 [2][3][4][5][6][7]
1890ВМ7Я 1890VM7Ya 1 2011 180 200 [2][3][4][5][6][8]
1890ВМ8Я 1890VM8Ya 2 2016 65 800 [2][4][5][6][9]
1890ВМ9Я 1890VM9Ya 2 2016 65 750 [2][4][5][6][10]
1890ВМ108 1890VM108 1 2021 65 800 [2][5][6][11][12]
1890ВМ118 1890VM118 2 2019 28 1300 [5][6][11][12][13]
1890ВМ128 1890VM128 1 2019 65 800 [6][11][12]
1907BM028 1907VM028 1 2016 250 150 rad-hard[2][4][14]
К5500ВК018 K5500VK018 1 2021 65 300 [2][15]

Nomenclature

Many microprocessors listed here are following version 2000 of the soviet integrated circuit designation.

Details

1990VM3T

1890VM5F

  • 0.35 μm CMOS process
  • 16 KB L1 instruction cache, 16 KB L1 data cache, 256 KB L2 cache
  • in-order, dual-issue superscalar; 5-stage integer pipeline, 7-stage floating point pipeline
  • 26.6 million transistors
  • compatible with PMC-Sierra RM7000
  • performance: 0.68 dhrystones/MHz, 1.03 whetstones/MHz, 1.09 coremarks/MHz[16]

1890VM6Ya

  • 0.18 μm CMOS process
  • 16 KB L1 instruction cache, 16 KB L1 data cache, 256 KB L2 cache
  • 680-pin BGA
  • System-on-a-chip (SoC) including a PCI controller, 5 64-bit timers, RapidIO, Ethernet 100/10 Mbit/s, USB 2.0, I²C
  • performance: 0.90 dhrystones/MHz, 1.32 whetstones/MHz, 1.47 coremarks/MHz[16]

1890VM7Ya

  • 0.18 μm CMOS process
  • 16 KB L1 instruction cache, 16 KB L1 data cache, 32 KB general-purpose SRAM
  • 680-pin BGA
  • System-on-a-chip (SoC) including a PCI controller, 3 64-bit timers, RapidIO, I²C, SPI, 128-bit DSP with 4 cores and 64 KB RAM per core

1890VM8Ya

  • 65 nm CMOS process; manufactured at TSMC[4][6]
  • 32 KB L1 instruction cache, 16 KB L1 data cache, 512 KB L2 cache
  • 1294-pin BGA
  • System-on-a-chip (SoC) including a PCI controller, 5 64-bit timers, RapidIO, Ethernet 1000/100/10 Mbit/s, USB 2.0, I²C, SPI, SATA 3.0

1890VM9Ya

  • 65 nm CMOS process; manufactured at TSMC[6]
  • 1294-pin BGA
  • System-on-a-chip (SoC) including RapidIO, Ethernet 1000 Mbit/s, USB 2.0, SATA 3.0
  • power consumption 12 W, temperature range -60 °C to +85 °C

1890VM108

  • 65 nm CMOS process; manufactured at TSMC[6]
  • 32 KB L1 instruction cache, 16 KB L1 data cache, 512 KB L2 cache
  • System-on-a-chip (SoC) including a PCI controller, Ethernet 1000/100/10 Mbit/s, USB 2.0, I²C, SPI, CAN 2.0, SATA 3.0
  • power consumption 7 W, temperature range -60 °C to +85 °C

1890VM118

  • 28 nm CMOS process; manufactured at TSMC[6]
  • System-on-a-chip (SoC) including a PCI controller, Ethernet 1000/100/10 Mbit/s, USB 2.0, I²C, SPI, CAN 2.0, SATA 3.0, graphics co-processor
  • power consumption 9 W, temperature range -60 °C to +85 °C

1890VM128

  • 65 nm CMOS process; manufactured at TSMC[6]
  • System-on-a-chip (SoC) including a PCI controller, Ethernet 1000/100/10 Mbit/s, USB 2.0, I²C, SPI, graphics co-processor
  • power consumption 20 W, temperature range -60 °C to +85 °C

1907VM028

  • 0.25 μm Silicon on Insulator (SOI) CMOS process; manufacturing to be moved to Mikron Group[6]
  • 128 KB L2 cache
  • 675-pin BGA
  • System-on-a-chip (SoC) including RapidIO, Ethernet, PCI, I²C

K5500VK018

  • 65 nm CMOS process; contains only Russian IP blocks
  • 128 KB L2 cache
  • 265-pin BGA
  • System-on-a-chip (SoC) including Ethernet 100/10 Mbit/s, USB 2.0, I²C, SPI, CAN 2.0, SDIO, 8-channel ADC, 4-channel DAC, RTC
  • power consumption 0.5 W, temperature range -40 °C to +85 °C

See also

References

  1. ↑ "Отделение разработки вычислительных систем" (in Russian). NIISI. https://www.niisi.ru/orvs.htm. Retrieved 9 September 2016. 
  2. ↑ 2.0 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 "Разработка СБИС - Развитие микропроцессоров с архитектурой КОМДИВ" (in Russian). NIISI. https://www.niisi.ru/devel.htm. Retrieved 6 September 2016. 
  3. ↑ 3.0 3.1 3.2 3.3 "Микросхемы вычислительных средств, включая микропроцессоры, микроЭВМ, цифровые процессоры обработки сигналов и контроллеры" (in ru). Promelektronika VPK. http://promvpk.ru/Catalog/Index/51a26afb6d0fad80e40359fc. Retrieved 25 October 2017. 
  4. ↑ 4.0 4.1 4.2 4.3 4.4 4.5 4.6 4.7 "Изделия отечественного производства" (in Russian). AO "ENPO SPELS". http://www.spels.ru/index.php?option=com_easytablepro&view=easytable&id=13. Retrieved 1 September 2016. 
  5. ↑ 5.0 5.1 5.2 5.3 5.4 5.5 5.6 5.7 "Перспективные ЭВМ семейства БАГЕТ" (in ru). AO KB "Korund-M". 2017. http://nesmelov.com/images/portfolio/polygraphy/korund-m.pdf. 
  6. ↑ 6.00 6.01 6.02 6.03 6.04 6.05 6.06 6.07 6.08 6.09 6.10 6.11 6.12 Aryashev, Sergei (13 April 2017). "Отечественные системы на кристалле с архитектурой Комдив64. Текущее состояние. Перспективы развития." (in ru). http://kpda.ru/upload/iblock/c1f/niiciran_aryashev.pdf. Retrieved 21 November 2018. 
  7. ↑ "Микросхема 1890ВМ6Я / 1890ВМ6АЯ / 1890ВМ6БЯ" (in Russian). NIISI. https://www.niisi.ru/1890%D0%92%D0%9C6%D0%AF.pdf. Retrieved 12 September 2016. 
  8. ↑ "Микросхема 1890ВМ7Я" (in Russian). NIISI. https://www.niisi.ru/1890%D0%92%D0%9C7%D0%AF.pdf. Retrieved 12 September 2016. 
  9. ↑ "Микросхема 1890ВМ8Я" (in Russian). NIISI. https://www.niisi.ru/1890%D0%92%D0%9C8%D0%AF.pdf. Retrieved 13 September 2016. 
  10. ↑ "Микросхема 1890ВМ9Я" (in Russian). NIISI. https://www.niisi.ru/1890%D0%92%D0%9C9%D0%AF.pdf. Retrieved 15 September 2022. 
  11. ↑ 11.0 11.1 11.2 Andrei, Senkov (30 October 2018). "Новые пакеты поддержки российских процессорных платформ под ЗОСРВ "Нейтрино"" (in ru). http://kpda.ru/upload/iblock/ff5/senkov301018.pdf. Retrieved 26 November 2018. 
  12. ↑ 12.0 12.1 12.2 Oleg Serdin (24 April 2019). "Модули и ЭВМ семейства «Багет». Текущее состояние и перспективы" (in ru). https://www.kpda.ru/upload/iblock/56c/serdin20190424.pdf. 
  13. ↑ Aryashev, Sergei (2017). "High-Performance Microprocessor 1890BM118 for Trusted Computing Systems" (in ru). Software & Systems 30 (3): 345–352. http://www.swsys.ru/files/2017-3/_345-352.pdf. 
  14. ↑ "Микросхема 1907ВМ028, 1907ВМ02Н4" (in Russian). NIISI. https://www.niisi.ru/1907BM028.pdf. Retrieved 24 March 2017. 
  15. ↑ "Микроконтроллер Комдив—МК К5500ВК018" (in ru). NIISI. https://niisi.ru/%D0%9A%D0%BE%D0%BC%D0%B4%D0%B8%D0%B2-%D0%9C%D0%9A%20%D0%BE%D0%BF%D0%B8%D1%81%D0%B0%D0%BD%D0%B8%D0%B5%20v4.pdf. Retrieved 16 September 2022. 
  16. ↑ 16.0 16.1 Чибисов, Петр Александрович (28 September 2012). "Запуск ОС Linux как этап функционального тестирования микропроцессоров" (in Russian). NIISI. pp. 12–14. http://www.mes-conference.ru/data/year2012/slides/m12-173-89982.ppt. Retrieved 13 April 2017. 



Retrieved from "https://handwiki.org/wiki/index.php?title=KOMDIV-64&oldid=3720237"