Engineering:Intel Hub Architecture
This article needs additional citations for verification. (September 2022) (Learn how and when to remove this template message) |
Intel Hub Architecture (IHA), also known as Accelerated Hub Architecture (AHA) was Intel's architecture for the 8xx family of chipsets,[1][2] starting in 1999 with the Intel 810. It uses a memory controller hub (MCH) that is connected to an I/O controller hub (ICH) via a 266 MB/s bus. The MCH chip supports memory and AGP (replaced by PCI Express in 9xx series chipsets), while the ICH chip provides connectivity for PCI (revision 2.2 before ICH5 series and revision 2.3 since ICH5 series), USB (version 1.1 before ICH4 series and version 2.0 since ICH4 series), sound (originally AC'97, Azalia added in ICH6 series), IDE hard disks (supplemented by Serial ATA since ICH5 series, fully replaced IDE since ICH8 series for desktops and ICH9 series for notebooks) and LAN (uncommonly activated on desktop motherboards and notebooks, usually independent LAN controller were placed instead of PHY chip).[citation needed]
Intel claimed that, because of the high-speed channel between the sections, the IHA was faster than the earlier northbridge/southbridge design,[3] which hooked all low-speed ports to the PCI bus. The IHA also optimized data transfer based on data type.[citation needed]
Next generation
Intel Hub Interface 2.0 was employed in Intel's line of E7xxx server chipsets. This new revision allowed for dedicated data paths for transferring greater than 1.0 GB/s of data to and from the MCH, which support I/O segments with greater reliability and faster access to high-speed networks.
Current status
IHA is now considered obsolete and no longer used, being superseded by the Direct Media Interface architecture. The Platform Controller Hub (PCH) providing most of the features previously seen in ICH chips while moving memory, graphics and PCI Express controllers to the CPU, introduced with the Intel 5 Series chipsets in 2009. This chipset architecture is still used in desktops, in some notebooks it is going to be replaced by SoC processor designs.
References
- ↑ Talukdar, Mrinal (2021-01-19) (in en). Dictionary of Computer & Information Technology. Prabhat Prakashan. p. 10. ISBN 978-93-5048-505-7. https://books.google.com/books?id=NsswBQAAQBAJ&pg=PA10.
- ↑ Das, Lyla B (2010) (in en). The X86 Microprocessors: Architecture And Programming (8086 To Pentium). Pearson Education India. p. 566. ISBN 978-81-317-3246-5. https://books.google.com/books?id=zWrZY1OgTPsC&pg=PA566.
- ↑ Sammes, Tony; Jenkinson, Brian (2007). "PC Hardware and Inside the Box" (in en). Forensic Computing. Springer Science+Business Media. pp. 75–101. doi:10.1007/978-1-84628-732-9_4. ISBN 978-1-84628-397-0. http://link.springer.com/10.1007/978-1-84628-732-9_4. Retrieved 2022-09-23.
External links
![]() | Original source: https://en.wikipedia.org/wiki/Intel Hub Architecture.
Read more |