Engineering:Arm Cortex-A34
From HandWiki
| General Info | |
|---|---|
| Launched | 2019 |
| Designed by | ARM Holdings |
| Cache | |
| L1 cache | 16-128 KB (8-64 KB I-cache with parity, 8-64 KB D-cache) per core |
| L2 cache | 128-1024 KB |
| L3 cache | No |
| Architecture and classification | |
| Application | Mobile Network Infrastructure Automotive designs Servers |
| Microarchitecture | ARMv8-A |
| Physical specifications | |
| Cores |
|
| History | |
| Predecessor | Cortex-A32 (only 32bits) |
The ARM Cortex-A34 an low power central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Ltd.[1]
Licensing
The Cortex-A34 is available as a SIP core to licensees whilst its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).[2]
Technical
| Architecture | 64-Bit Armv8-A (AArch64 only) |
| Multicore | Up to 4 core |
| Superscalar | Partial[3] |
| Pipeline | In order (like ARM Cortex-A53 and ARM Cortex-A55) |
| L1 I-Cache / D-Cache | 8k-64k |
| L2 Cache | 128KB-1MB[4] |
| ISA Support | Only AArch64 for 64-bit
ARM NEON TrustZone VFPv4 Floating point |
| Debug & Trace | CoreSight SoC-400[2] |
See also
- Comparison of ARMv8-A cores, ARMv8 family
- Comparison of ARMv7-A cores, ARMv7 family
References
- ↑ "Arm Cortex-A34 is a 64-bit Only Low-Power Core". https://www.cnx-software.com/2019/08/02/arm-cortex-a34-64-bit-only-low-power-core/.
- ↑ 2.0 2.1 Ltd, Arm. "Cortex-A34" (in en). https://developer.arm.com/ip-products/processors/cortex-a/cortex-a34.
- ↑ "Arm Cortex-A Processor Comparison Table". https://developer.arm.com/-/media/Arm%20Developer%20Community/PDF/Cortex-A%20R%20M%20datasheets/Arm%20Cortex-A%20Comparison%20Table_v3.pdf?revision=7c836998-353a-4601-80c3-d0f76021ae17&la=en&hash=F36EA290E1C6AB6A1A45D5167C38903EB0776E2D.
- ↑ "Cortex-A34 - Microarchitectures - ARM - WikiChip" (in en). https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a34.
 |
