VHDL-VITAL

From HandWiki
Revision as of 12:03, 1 August 2022 by imported>MedAI (change)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References