F16C
The F16C[1] (previously/informally known as CVT16) instruction set is an x86 instruction set architecture extension which provides support for converting between half-precision and standard IEEE single-precision floating-point formats.
History
The CVT16 instruction set, announced by AMD on May 1, 2009,[2] is an extension to the 128-bit SSE core instructions in the x86 and AMD64 instruction set.
CVT16 is a revision of part of the SSE5 instruction set proposal announced on August 30, 2007, which is supplemented by the XOP and FMA4 instruction sets. This revision makes the binary coding of the proposed new instructions more compatible with Intel's AVX instruction extensions, while the functionality of the instructions is unchanged.
In recent documents, the name F16C is formally used in both Intel and AMD x86-64 architecture specifications.
Technical information
There are variants that convert four floating-point values in an XMM register or 8 floating-point values in a YMM register.
The instructions are abbreviations for "vector convert packed half to packed single" and vice versa:
VCVTPH2PS xmmreg,xmmrm64– convert four half-precision floating point values in memory or the bottom half of an XMM register to four single-precision floating-point values in an XMM register.VCVTPH2PS ymmreg,xmmrm128– convert eight half-precision floating point values in memory or an XMM register (the bottom half of a YMM register) to eight single-precision floating-point values in a YMM register.VCVTPS2PH xmmrm64,xmmreg,imm8– convert four single-precision floating point values in an XMM register to half-precision floating-point values in memory or the bottom half an XMM register.VCVTPS2PH xmmrm128,ymmreg,imm8– convert eight single-precision floating point values in a YMM register to half-precision floating-point values in memory or an XMM register.
The 8-bit immediate argument to VCVTPS2PH selects the rounding mode. Values 0–4 select nearest, down, up, truncate, and the mode set in MXCSR.RC.
Support for these instructions is indicated by bit 29 of ECX after CPUID with EAX=1.
CPUs with F16C
- AMD:
- Jaguar-based processors and newer
- Puma-based processors and newer
- "Heavy Equipment" processors
- Bulldozer-based processors, Q4 2011[3]
- Piledriver-based processors, Q4 2012[4]
- Steamroller-based processors, Q1 2014
- Excavator-based processors and newer, 2015
- Zen-based processors, Q1 2017
- Zen+-based processors, Q2 2018
- Zen2-based processors, Q3 2019
- Intel:
- Ivy Bridge processors and newer
References
- ↑ Chuck Walbourn (September 11, 2012). "DirectXMath: F16C and FMA". https://blogs.msdn.microsoft.com/chuckw/2012/09/11/directxmath-f16c-and-fma/.
- ↑ "128-Bit and 256-Bit XOP, FMA4 and CVT16 Instructions". AMD64 Architecture Programmer's Manual 6. 2009-05-01. http://support.amd.com/us/Processor_TechDocs/43479.pdf. Retrieved 2022-07-05.
- ↑ Dave Christie (2009-05-07), Striking a balance, AMD Developer blogs, http://developer.amd.com/2009/05/06/striking-a-balance/, retrieved 2012-01-17
- ↑ New "Bulldozer" and "Piledriver" Instructions, AMD, October 2012, http://developer.amd.com/wordpress/media/2012/10/New-Bulldozer-and-Piledriver-Instructions.pdf
External links
- New Bulldozer and Piledriver Instructions [1][|permanent dead link|dead link}}]
- DirectX math F16C and FMA [2]
- AMD64 Architecture Programmer's Manual Volume 1 [3][|permanent dead link|dead link}}]
- AMD64 Architecture Programmer's Manual Volume 2 [4]
- AMD64 Architecture Programmer's Manual Volume 3 [5][|permanent dead link|dead link}}]
- AMD64 Architecture Programmer's Manual Volume 4 [6][|permanent dead link|dead link}}]
- AMD64 Architecture Programmer's Manual Volume 5 [7][|permanent dead link|dead link}}]
- IA32 Architectures Software Developer Manual [8]
 |  |
