Finite-state machine

Short description: Mathematical model of computation

Classes of automata

(Clicking on each layer gets an article on that subject)

A finite-state machine (FSM) or finite-state automaton (FSA, plural: automata), finite automaton, or simply a state machine, is a mathematical model of computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time. The FSM can change from one state to another in response to some inputs; the change from one state to another is called a transition.^[1] An FSM is defined by a list of its states, its initial state, and the inputs that trigger each transition. Finite-state machines are of two types—deterministic finite-state machines and non-deterministic finite-state machines.^[2] For any non-deterministic finite-state machine, an equivalent deterministic one can be constructed.

The behavior of state machines can be observed in many devices in modern society that perform a predetermined sequence of actions depending on a sequence of events with which they are presented. Simple examples are: vending machines, which dispense products when the proper combination of coins is deposited; elevators, whose sequence of stops is determined by the floors requested by riders; traffic lights, which change sequence when cars are waiting; combination locks, which require the input of a sequence of numbers in the proper order.

The finite-state machine has less computational power than some other models of computation such as the Turing machine.^[3] The computational power distinction means there are computational tasks that a Turing machine can do but an FSM cannot. This is because an FSM's memory is limited by the number of states it has. A finite-state machine has the same computational power as a Turing machine that is restricted such that its head may only perform "read" operations, and always has to move from left to right. FSMs are studied in the more general field of automata theory.

Example: coin-operated turnstile

State diagram for a turnstile

A turnstile

An example of a simple mechanism that can be modeled by a state machine is a turnstile.^[4]^[5] A turnstile, used to control access to subways and amusement park rides, is a gate with three rotating arms at waist height, one across the entryway. Initially the arms are locked, blocking the entry, preventing patrons from passing through. Depositing a coin or token in a slot on the turnstile unlocks the arms, allowing a single customer to push through. After the customer passes through, the arms are locked again until another coin is inserted.

Considered as a state machine, the turnstile has two possible states: Locked and Unlocked.^[4] There are two possible inputs that affect its state: putting a coin in the slot coin and pushing the arm push. In the locked state, pushing on the arm has no effect; no matter how many times the input push is given, it stays in the locked state. Putting a coin in – that is, giving the machine a coin input – shifts the state from Locked to Unlocked. In the unlocked state, putting additional coins in has no effect; that is, giving additional coin inputs does not change the state. A customer pushing through the arms gives a push input and resets the state to Locked.

The turnstile state machine can be represented by a state-transition table, showing for each possible state, the transitions between them (based upon the inputs given to the machine) and the outputs resulting from each input:

Current State	Input	Next State	Output
Locked	coin	Unlocked	Unlocks the turnstile so that the customer can push through.
Locked	push	Locked	None
Unlocked	coin	Unlocked	None
Unlocked	push	Locked	When the customer has pushed through, locks the turnstile.

The turnstile state machine can also be represented by a directed graph called a state diagram (above). Each state is represented by a node (circle). Edges (arrows) show the transitions from one state to another. Each arrow is labeled with the input that triggers that transition. An input that doesn't cause a change of state (such as a coin input in the Unlocked state) is represented by a circular arrow returning to the original state. The arrow into the Locked node from the black dot indicates it is the initial state.

Concepts and terminology

A state is a description of the status of a system that is waiting to execute a transition. A transition is a set of actions to be executed when a condition is fulfilled or when an event is received. For example, when using an audio system to listen to the radio (the system is in the "radio" state), receiving a "next" stimulus results in moving to the next station. When the system is in the "CD" state, the "next" stimulus results in moving to the next track. Identical stimuli trigger different actions depending on the current state.

In some finite-state machine representations, it is also possible to associate actions with a state:

an entry action: performed when entering the state, and
an exit action: performed when exiting the state.

Representations

Fig. 1 UML state chart example (a toaster oven)

Fig. 2 SDL state machine example

Fig. 3 Example of a simple finite-state machine

State/Event table

Several state-transition table types are used. The most common representation is shown below: the combination of current state (e.g. B) and input (e.g. Y) shows the next state (e.g. C). The complete action's information is not directly described in the table and can only be added using footnotes.^{[further explanation needed]} An FSM definition including the full action's information is possible using state tables (see also virtual finite-state machine).

State-transition table
Current state Input	State A	State B	State C
Input X	...	...	...
Input Y	...	State C	...
Input Z	...	...	...

UML state machines

The Unified Modeling Language has a notation for describing state machines. UML state machines overcome the limitations^{[citation needed]} of traditional finite-state machines while retaining their main benefits. UML state machines introduce the new concepts of hierarchically nested states and orthogonal regions, while extending the notion of actions. UML state machines have the characteristics of both Mealy machines and Moore machines. They support actions that depend on both the state of the system and the triggering event, as in Mealy machines, as well as entry and exit actions, which are associated with states rather than transitions, as in Moore machines.^{[citation needed]}

SDL state machines

The Specification and Description Language is a standard from ITU that includes graphical symbols to describe actions in the transition:

send an event
receive an event
start a timer
cancel a timer
start another concurrent state machine
decision

SDL embeds basic data types called "Abstract Data Types", an action language, and an execution semantic in order to make the finite-state machine executable.^{[citation needed]}

Other state diagrams

There are a large number of variants to represent an FSM such as the one in figure 3.

Usage

In addition to their use in modeling reactive systems presented here, finite-state machines are significant in many different areas, including electrical engineering, linguistics, computer science, philosophy, biology, mathematics, video game programming, and logic. Finite-state machines are a class of automata studied in automata theory and the theory of computation. In computer science, finite-state machines are widely used in modeling of application behavior (control theory), design of hardware digital systems, software engineering, compilers, network protocols, and computational linguistics.

Classification

Finite-state machines can be subdivided into acceptors, classifiers, transducers and sequencers.^[6]

Acceptors

Fig. 4: Acceptor FSM: parsing the string "nice".

Fig. 5: Representation of an acceptor; this example shows one that determines whether a binary number has an even number of 0s, where S₁ is an accepting state and S₂ is a non accepting state.

Acceptors (also called detectors or recognizers) produce binary output, indicating whether or not the received input is accepted. Each state of an acceptor is either accepting or non accepting. Once all input has been received, if the current state is an accepting state, the input is accepted; otherwise it is rejected. As a rule, input is a sequence of symbols (characters); actions are not used. The start state can also be an accepting state, in which case the acceptor accepts the empty string. The example in figure 4 shows an acceptor that accepts the string "nice". In this acceptor, the only accepting state is state 7.

A (possibly infinite) set of symbol sequences, called a formal language, is a regular language if there is some acceptor that accepts exactly that set. For example, the set of binary strings with an even number of zeroes is a regular language (cf. Fig. 5), while the set of all strings whose length is a prime number is not.^[7]^:18,71

An acceptor could also be described as defining a language that would contain every string accepted by the acceptor but none of the rejected ones; that language is accepted by the acceptor. By definition, the languages accepted by acceptors are the regular languages.

The problem of determining the language accepted by a given acceptor is an instance of the algebraic path problem—itself a generalization of the shortest path problem to graphs with edges weighted by the elements of an (arbitrary) semiring.^[8]^[9]^[jargon]

An example of an accepting state appears in Fig. 5: a deterministic finite automaton (DFA) that detects whether the binary input string contains an even number of 0s.

S₁ (which is also the start state) indicates the state at which an even number of 0s has been input. S₁ is therefore an accepting state. This acceptor will finish in an accept state, if the binary string contains an even number of 0s (including any binary string containing no 0s). Examples of strings accepted by this acceptor are ε (the empty string), 1, 11, 11..., 00, 010, 1010, 10110, etc.

Classifiers

Classifiers are a generalization of acceptors that produce n-ary output where n is strictly greater than two.^[10]

Transducers

Main page: Finite-state transducer

Fig. 6 Transducer FSM: Moore model example

Fig. 7 Transducer FSM: Mealy model example

Transducers produce output based on a given input and/or a state using actions. They are used for control applications and in the field of computational linguistics.

In control applications, two types are distinguished:

Moore machine: The FSM uses only entry actions, i.e., output depends only on state. The advantage of the Moore model is a simplification of the behaviour. Consider an elevator door. The state machine recognizes two commands: "command_open" and "command_close", which trigger state changes. The entry action (E:) in state "Opening" starts a motor opening the door, the entry action in state "Closing" starts a motor in the other direction closing the door. States "Opened" and "Closed" stop the motor when fully opened or closed. They signal to the outside world (e.g., to other state machines) the situation: "door is open" or "door is closed".

Mealy machine: The FSM also uses input actions, i.e., output depends on input and state. The use of a Mealy FSM leads often to a reduction of the number of states. The example in figure 7 shows a Mealy FSM implementing the same behaviour as in the Moore example (the behaviour depends on the implemented FSM execution model and will work, e.g., for virtual FSM but not for event-driven FSM). There are two input actions (I:): "start motor to close the door if command_close arrives" and "start motor in the other direction to open the door if command_open arrives". The "opening" and "closing" intermediate states are not shown.

Sequencers

Sequencers (also called generators) are a subclass of acceptors and transducers that have a single-letter input alphabet. They produce only one sequence, which can be seen as an output sequence of acceptor or transducer outputs.^[6]

Determinism

A further distinction is between deterministic (DFA) and non-deterministic (NFA, GNFA) automata. In a deterministic automaton, every state has exactly one transition for each possible input. In a non-deterministic automaton, an input can lead to one, more than one, or no transition for a given state. The powerset construction algorithm can transform any nondeterministic automaton into a (usually more complex) deterministic automaton with identical functionality.

A finite-state machine with only one state is called a "combinatorial FSM". It only allows actions upon transition into a state. This concept is useful in cases where a number of finite-state machines are required to work together, and when it is convenient to consider a purely combinatorial part as a form of FSM to suit the design tools.^[11]

Alternative semantics

There are other sets of semantics available to represent state machines. For example, there are tools for modeling and designing logic for embedded controllers.^[12] They combine hierarchical state machines (which usually have more than one current state), flow graphs, and truth tables into one language, resulting in a different formalism and set of semantics.^[13] These charts, like Harel's original state machines,^[14] support hierarchically nested states, orthogonal regions, state actions, and transition actions.^[15]

Mathematical model

In accordance with the general classification, the following formal definitions are found.

A deterministic finite-state machine or deterministic finite-state acceptor is a quintuple [math]\displaystyle{ (\Sigma, S, s_0, \delta, F) }[/math], where:

[math]\displaystyle{ \Sigma }[/math] is the input alphabet (a finite non-empty set of symbols);
[math]\displaystyle{ S }[/math] is a finite non-empty set of states;
[math]\displaystyle{ s_0 }[/math] is an initial state, an element of [math]\displaystyle{ S }[/math];
[math]\displaystyle{ \delta }[/math] is the state-transition function: [math]\displaystyle{ \delta: S \times \Sigma \rightarrow S }[/math] (in a nondeterministic finite automaton it would be [math]\displaystyle{ \delta: S \times \Sigma \rightarrow \mathcal{P}(S) }[/math], i.e. [math]\displaystyle{ \delta }[/math] would return a set of states);
[math]\displaystyle{ F }[/math] is the set of final states, a (possibly empty) subset of [math]\displaystyle{ S }[/math].

For both deterministic and non-deterministic FSMs, it is conventional to allow [math]\displaystyle{ \delta }[/math] to be a partial function, i.e. [math]\displaystyle{ \delta(s, x) }[/math] does not have to be defined for every combination of [math]\displaystyle{ s \isin S }[/math] and [math]\displaystyle{ x \isin \Sigma }[/math]. If an FSM [math]\displaystyle{ M }[/math] is in a state [math]\displaystyle{ s }[/math], the next symbol is [math]\displaystyle{ x }[/math] and [math]\displaystyle{ \delta(s, x) }[/math] is not defined, then [math]\displaystyle{ M }[/math] can announce an error (i.e. reject the input). This is useful in definitions of general state machines, but less useful when transforming the machine. Some algorithms in their default form may require total functions.

A finite-state machine has the same computational power as a Turing machine that is restricted such that its head may only perform "read" operations, and always has to move from left to right. That is, each formal language accepted by a finite-state machine is accepted by such a kind of restricted Turing machine, and vice versa.^[16]

A finite-state transducer is a sextuple [math]\displaystyle{ (\Sigma, \Gamma, S, s_0, \delta, \omega) }[/math], where:

[math]\displaystyle{ \Sigma }[/math] is the input alphabet (a finite non-empty set of symbols);
[math]\displaystyle{ \Gamma }[/math] is the output alphabet (a finite non-empty set of symbols);
[math]\displaystyle{ S }[/math] is a finite non-empty set of states;
[math]\displaystyle{ s_0 }[/math] is the initial state, an element of [math]\displaystyle{ S }[/math];
[math]\displaystyle{ \delta }[/math] is the state-transition function: [math]\displaystyle{ \delta: S \times \Sigma \rightarrow S }[/math];
[math]\displaystyle{ \omega }[/math] is the output function.

If the output function depends on the state and input symbol ([math]\displaystyle{ \omega: S \times \Sigma \rightarrow \Gamma }[/math]) that definition corresponds to the Mealy model, and can be modelled as a Mealy machine. If the output function depends only on the state ([math]\displaystyle{ \omega: S \rightarrow \Gamma }[/math]) that definition corresponds to the Moore model, and can be modelled as a Moore machine. A finite-state machine with no output function at all is known as a semiautomaton or transition system.

If we disregard the first output symbol of a Moore machine, [math]\displaystyle{ \omega(s_0) }[/math], then it can be readily converted to an output-equivalent Mealy machine by setting the output function of every Mealy transition (i.e. labeling every edge) with the output symbol given of the destination Moore state. The converse transformation is less straightforward because a Mealy machine state may have different output labels on its incoming transitions (edges). Every such state needs to be split in multiple Moore machine states, one for every incident output symbol.^[17]

Optimization

Main page: DFA minimization

Optimizing an FSM means finding a machine with the minimum number of states that performs the same function. The fastest known algorithm doing this is the Hopcroft minimization algorithm.^[18]^[19] Other techniques include using an implication table, or the Moore reduction procedure.^[20] Additionally, acyclic FSAs can be minimized in linear time.^[21]

Implementation

Hardware applications

Fig. 9 The circuit diagram for a 4-bit TTL counter, a type of state machine

In a digital circuit, an FSM may be built using a programmable logic device, a programmable logic controller, logic gates and flip flops or relays. More specifically, a hardware implementation requires a register to store state variables, a block of combinational logic that determines the state transition, and a second block of combinational logic that determines the output of an FSM. One of the classic hardware implementations is the Richards controller.

In a Medvedev machine, the output is directly connected to the state flip-flops minimizing the time delay between flip-flops and output.^[22]^[23]

Through state encoding for low power state machines may be optimized to minimize power consumption.

Software applications

The following concepts are commonly used to build software applications with finite-state machines: