Resistive random-access memory

From HandWiki
Revision as of 14:07, 6 February 2024 by LinXED (talk | contribs) (over-write)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Short description: Novel type of computer memory
Computer memory types
Volatile
RAM
Historical
Non-volatile
ROM
NVRAM
Early stage NVRAM
Magnetic
Optical
In development
Historical

Resistive random-access memory (ReRAM or RRAM) is a type of non-volatile (NV) random-access (RAM) computer memory that works by changing the resistance across a dielectric solid-state material, often referred to as a memristor. One major advantage of ReRAM over other NVRAM technologies is the ability to scale below 10nm.

ReRAM bears some similarities to conductive-bridging RAM (CBRAM) and phase-change memory (PCM) in that they change dielectric material properties. CBRAM involves one electrode providing ions that dissolve readily in an electrolyte material, while PCM involves generating sufficient Joule heating to effect amorphous-to-crystalline or crystalline-to-amorphous phase changes. By contrast, ReRAM involves generating defects in a thin oxide layer, known as oxygen vacancies (oxide bond locations where the oxygen has been removed), which can subsequently charge and drift under an electric field. The motion of oxygen ions and vacancies in the oxide would be analogous to the motion of electrons and holes in a semiconductor.

Although ReRAM was initially seen as a replacement technology for flash memory, the cost and performance benefits of ReRAM have not been enough for companies to proceed with the replacement. Apparently, a broad range of materials can be used for ReRAM. However, the discovery[1] that the popular high-κ gate dielectric HfO2 can be used as a low-voltage ReRAM has encouraged researchers to investigate more possibilities.

RRAM is the registered trademark name of Sharp Corporation, a Japanese electronic components manufacturer, in some countries, including members of the European Union.[2]

An energy-efficient chip called NeuRRAM fixes an old design flaw to run large-scale AI algorithms on smaller devices, reaching the same accuracy as digital computers, at least for applications needing only a few million bits of neural state. As NeuRRAM is an analog technology, it suffers from the same analog noise problems that plague other analog semiconductors. While this is a handicap, many neural processors do need bit-perfect state storage to do useful work.[3]

History

In the early 2000s, ReRAMs were under development by a number of companies, some of which filed patent applications claiming various implementations of this technology.[4][5][6] ReRAM has entered commercialization on an initially limited KB-capacity scale.[citation needed]

In February 2012, Rambus bought a ReRAM company called Unity Semiconductor for $35 million.[7] Panasonic launched an ReRAM evaluation kit in May 2012, based on a tantalum oxide 1T1R (1 transistor – 1 resistor) memory cell architecture.[8]

In 2013, Crossbar introduced an ReRAM prototype as a chip about the size of a postage stamp that could store 1 TB of data. In August 2013, the company claimed that large-scale production of their ReRAM chips was scheduled for 2015.[9] The memory structure (Ag/a-Si/Si) closely resembles a silver-based CBRAM.

Also in 2013, Hewlett-Packard demonstrated a memristor-based ReRAM wafer, and predicted that 100 TB SSDs based on the technology could be available in 2018 with 1.5 PB capacities available in 2020, just in time for the stop in growth of NAND flash capacities.[10]

Different forms of ReRAM have been disclosed, based on different dielectric materials, spanning from perovskites to transition metal oxides to chalcogenides. Silicon dioxide was shown to exhibit resistive switching as early as May 1966,[11] and has recently been revisited.[12][13]

In 1963 and 1964, a thin-film resistive memory array was first proposed by members of the University of Nebraska–Lincoln.[14][15] Further work on this new thin-film resistive memory was reported by J.G. Simmons in 1967.[16][17] In 1970, members of the Atomic Energy Research Establishment and University of Leeds attempted to explain the mechanism theoretically.[18]:1180 In May 1997, a research team from the University of Florida and Honeywell reported a manufacturing method for "magneto-resistive random access memory" by utilizing electron cyclotron resonance plasma etching.[19]

Leon Chua argued that all two-terminal non-volatile memory devices including ReRAM should be considered memristors.[20] Stan Williams of HP Labs also argued that ReRAM was a memristor.[21] However, others challenged this terminology and the applicability of memristor theory to any physically realizable device is open to question.[22][23][24] Whether redox-based resistively switching elements (ReRAM) are covered by the current memristor theory is disputed.[25]

Silicon oxide presents an interesting case of resistance switching.[26] Two distinct modes of intrinsic switching have been reported - surface-based, in which conductive silicon filaments are generated at exposed edges (which may be internal—within pores—or external—on the surface of mesa structures), and bulk switching, in which oxygen vacancy filaments are generated within the bulk of the oxide. The former mode suffers from oxidation of the filaments in air, requiring hermetic sealing to enable switching. The latter requires no sealing. In 2014 researchers from Rice University announced a silicon filament-based device that used a porous silicon oxide dielectric with no external edge structure - rather, filaments were formed at internal edges within pores. Devices can be manufactured at room temperature and have a sub-2V forming voltage, high on-off ratio, low power consumption, nine-bit capacity per cell, high switching speeds and good endurance. Problems with their inoperability in air can be overcome by hermetic sealing of devices.[27] Bulk switching in silicon oxide, pioneered by researchers at UCL (University College London) since 2012,[13] offers low electroforming voltages (2.5V), switching voltages around 1V, switching times in the nanoseconds regime, and more than 10,000,000 cycles without device failure - all in ambient conditions.[28]

Forming

Filament forming: A 50 nm × 50 nm ReRAM cell by Crossbar shows[clarify][|permanent dead link|dead link}}] the instance of filament forming when the current abruptly increases beyond a certain voltage. A transistor is often used to limit current to prevent a runaway breakdown following the filament formation.

The basic idea is that a dielectric, which is normally insulating, can form a conduction path after application of a sufficiently high voltage.[29] The conduction path can arise from different mechanisms, including vacancy or metal defect migration. Once the conduction path is formed, it may be reset (broken, resulting in high resistance) or set (re-formed, resulting in lower resistance) by another lower voltage. Many current paths, rather than a single filament, are possibly involved.[30] The presence of these current paths in the dielectric can be in situ demonstrated via conductive atomic force microscopy.[29][31][32][33]

The low-resistance path can be either localized (filamentary) or homogeneous. Both effects can occur either throughout the entire distance between the electrodes or only in proximity to one of the electrodes. Filamentary and homogenous conduction path switching effects can be distinguished by measuring the area dependence of the low-resistance state.[34]

Under certain conditions, the forming operation may be bypassed.[35] It is expected that under these conditions, the initial current is already quite high compared to insulating oxide layers. ReRAM cells generally do not require high voltage forming if Cu ions are already present in the dielectric, having already been driven-in by a designed photo-diffusion or annealing process; such cells may also readily return to their initial state.[36] In the absence of such Cu initially being in the dielectric, the voltage applied directly to the electrolyte has a strong possibility of forming.[37]

Operation styles

For random-access type memories, a 1T1R (one transistor, one resistor) architecture is preferred because the transistor isolates current to cells that are selected from cells that are not. On the other hand, a cross-point architecture is more compact and may enable vertically stacking memory layers, ideal suited for mass-storage devices. However, in the absence of any transistors, isolation must be provided by a "selector" device, such as a diode, in series with the memory element or by the memory element itself. Such isolation capabilities are inferior to the use of transistors if the on/off ratio for the selector is not sufficient, limiting the ability to operate very large arrays in this architecture. Thin film based threshold switch can work as a selector for bipolar and unipolar ReRAM. Threshold switch-based selector was demonstrated for 64 Mb array.[38] The cross-point architecture requires BEOL compatible two terminal selectors like punch-through diode for bipolar ReRAM[39] or PIN diode for unipolar ReRAM.[40]

Polarity can be either binary or unary. Bipolar effects cause polarity to reverse when switching from low to high resistance (reset operation) compared to switching high to low (set operation). Unipolar switching leaves polarity unaffected, but uses different voltages.

Material systems for resistive memory cells

Multiple inorganic and organic material systems display thermal or ionic resistive switching effects. These can be grouped into the following categories:[34]

  • phase-change chalcogenides such as Ge2Sb2Te5 or AgInSbTe
  • binary transition metal oxides such as NiO, Ta2O5, or TiO2
  • perovskites such as Sr(Zr)TiO3[41] or PCMO
  • solid-state electrolytes such as GeS, GeSe, SiOx or Cu2S
  • organic charge-transfer complexes such as CuTCNQ
  • organic donor–acceptor systems such as Al AIDCN
  • two dimensional (layered) insulating materials like hexagonal boron nitride[42][43]

RRAM Based on Perovskite

ABO3-type inorganic perovskite materials such as BaTiO3, SrRuO3, SrZrO3, and SrTiO3 have attracted extensive research interest as the storage media in memristors due to their remarkable resistance switching effects and various functionalities such as ferroelectric, dielectric, and semiconducting physical characteristics.[44] However, the fragile nature and high cost of the fabrication process limit the wide applications of these ABO3-type inorganic perovskite materials for memristors. Recently, ABX3-type lead trihalide perovskites have received extensive research interest for using in optoelectronic devices such as photovoltaics, photodetectors, and light-emitting diodes (LED).[45] In these structures, A is a monovalent organic or inorganic (MA:CH3NH3+, FA: CH(NH2)2+, Cs+, Rb+), B is a divalent metal cation (Pb2+, Sn2+), and X is a halide anion (Cl, Br, I). The A cation resides at the eight corners of the cubic unit and the B cation locates at the center of the octahedral cluster [BX6]4 to form the 3D perovskite structure. According to the different A-site cations, these structures can be classified into organic-inorganic hybrid perovskites and all-inorganic perovskites.[46] Moreover, this type of perovskite can be obtained readily by solution-processable methods at a low cost.[16] Nevertheless, owing to the inclusion of organic cations, it was commonly found that the intrinsic thermal instability of methylammonium (MA) and formamidinium (FA) lead trihalide perovskites was really a bottleneck for the development of hybrid perovskite-based electronic devices.[47] Therefore, to resolve this issue, the organic cations must be substituted by other ions such as Cesium (Cs) cations. Interestingly, there are some reports of Cesium/Cesium hybridization solar cells that give us many new clues for the improved stability of all-inorganic perovskite-based electronic devices. More and more publications demonstrate that inorganic Cs cation-based all-inorganic perovskites could be both structurally and thermally stable above 100 °C, while hybrid perovskites thermally degraded to lead iodide above 85 °C.[48] Therefore, it has been implied that all-inorganic perovskites could be excellent candidates for the fabrication of stable and highly efficient resistive switching memory devices using a low-cost process. Considering the CsPbX3 perovskites are usually prepared by solution method, point defects such as vacancies, interstitials, and antisites are possible in the crystals. These defects are essential for the defect drift-dominated resistive switching memory. Thus, these CsPbX3 perovskites have great potential for application in memory devices.[49] Given the fact that resistance switching in halide perovskite-based RRAM is caused by migrations of halide atoms through vacancies, the migration characteristics of a vacancy within the RRAM are one of the most important material properties of the RRAM determining the key features of it. However, despite its importance, the activation energy of halide vacancy in RRAMs has been no serious study topic at all. Obviously, a small activation barrier of halide vacancy expected in halide perovskite-based RRAMs plays a central role in allowing this RRAM to operate at low voltages and thus at low power consumption mode.[50]

Demonstrations

Papers at the IEDM Conference in 2007 suggested for the first time that ReRAM exhibits lower programming currents than PRAM or MRAM without sacrificing programming performance, retention or endurance.[51] Some commonly cited ReRAM systems are described further below.

Gb-scale ReRAM

A 32 Gb 24 nm ReRAM was published by SanDisk in 2013 without many details other than a non-transistor access device, and metal oxide RRAM composition.[52]

A 16 Gb 27 nm ReRAM (actually CBRAM) was published by Micron and Sony in 2014. Instead of a 1T1R structure for one bit, two bits were split between two transistors and bottom electrodes while sharing the top portions (electrolyte, copper reservoir, and top electrode).[53]

HfO2-based ReRAM

At IEDM 2008, the first high-performance ReRAM technology was demonstrated by ITRI using HfO2 with a Ti buffer layer, showing switching times less than 10 ns and currents less than 30μA. At IEDM 2010, ITRI again broke the speed record, showing <0.3 ns switching time, while also showing process and operation improvements to allow yield up to 100% and endurance up to 10 billion cycles.[54] IMEC presented updates of their ReRAM program at the 2012 Symposia on VLSI Technology and Circuits, including a solution with a 500 nA operating current.[55]

ITRI had focused on the Ti/HfO2 system since its first publication in 2008. ITRI's patent 8362454 has since been sold to TSMC;[56] the number of prior licensees is unknown. On the other hand, IMEC focused mainly on Hf/HfO2.[57] Winbond had done more recent work toward advancing and commercializing the HfO2-based ReRAM.[58]

A Chinese group presented the largest 1T1R RRAM to date, a 64 Mb chip on a 130 nm process.[59] 10 million cycles were achieved, as well as an extrapolated retention of 10 yrs at 75 C.

Panasonic

Panasonic revealed its TaOx-based ReRAM at IEDM 2008.[60] A key requirement was the need for a high work function metal such as Pt or Ir to interface with the TaOx layer. The change of O content results in resistance change as well as Schottky barrier change. More recently, a Ta2O5/TaOx layer was implemented, which still requires the high work function metal to interface with Ta2O5.[61] This system has been associated with high endurance demonstration (trillion cycles),[62] but products are specified at 100K cycles.[63] Filament diameters as large as ~100 nm have been observed.[64] Panasonic released a 4Mb part with Fujitsu,[65] and is developing 40 nm embedded memory with UMC.[66]

HP memristor

On 30 April 2008, HP announced that they had discovered the memristor, originally envisioned as a missing 4th fundamental circuit element by Chua in 1971. On 8 July they announced they would begin prototyping ReRAM using their memristors.[67] HP first demonstrated its memristor using TiOx,[68] but later migrated to TaOx,[69] possibly due to improved stability.[70] The TaOx-based device has some material similarity to Panasonic's ReRAM, but the operation characteristics are different. The Hf/HfOx system was similarly studied.[71]

Adesto Technologies

The Adesto Technologies CBRAM is based on filaments generated from the electrode metal rather than oxygen vacancies. The original material system was Ag/GeS2[72] but eventually migrated to ZrTe/Al2O3.[73] The tellurium filament achieved better stability as compared to silver. Adesto has targeted the ultralow power memory for Internet-of-Things (IoT) applications. Adesto has released products manufactured at Altis foundry[74] and entered into a 45 nm foundry agreement with TowerJazz/Panasonic.[74]

Weebit Nano

Weebit Nano has been working with CEA-Leti, one of the largest nanotechnology research institutes in Europe to further ReRAM technology. Beginning in November, 2017, the company has demonstrated the manufacturability in 40 nm SiOx ReRAM cells,[75] followed by demonstrations of working arrays in 2018[76] and discrete components in 2020.[77] In July 2021, the company taped out its first embedded ReRAM modules.[78] In September 2021, Weebit, together with Leti, produced, tested and characterized a 1 Mb ReRAM array, using a 28 nm FDSOI process on 300mm wafers.[79]

Crossbar

Crossbar implements an Ag filament in amorphous Si along with a threshold switching system to achieve a diode+ReRAM.[80][81] Their system includes the use of a transistor in 1T1R or 1TNR architecture. Crossbar started producing samples at SMIC on the 40 nm process in 2017.[82] The Ag filament diameter has been visualized on the scale of tens of nanometers.[83]

Intrensic

A UK based that company plans to create cells using common silicon-oxide.[84][85]

Programmable metallization cell

Main page: Programmable metallization cell

Infineon Technologies calls it conductive-bridging RAM(CBRAM), NEC has a variant called "Nanobridge" and Sony calls their version "electrolytic memory". New research suggests CBRAM can be 3D printed.[86][87]

Quantum dot resistive memory device

Quantum dot based non-volatile resistive memory device with a switching speed of 10 ns and ON/OFF ratio of 10 000. The device showed excellent endurance characteristics for 100 000 switching cycles. Retention tests showed good stability and the devices are reproducible. Memory operating mechanism is proposed based on charge trapping in quantum dots with AlOx acting as barrier. This mechanism is supported by marked variation in capacitance value in ON and OFF states.[88]

ReRam test boards

  • Panasonic AM13L-STK2 : MN101LR05D 8-bit MCU with built in ReRAM for evaluation, USB 2.0 connector

Future applications

Compared to PRAM, ReRAM operates at a faster timescale (switching time can be less than 10 ns), while compared to MRAM, it has a simpler, smaller cell structure (less than 8F² MIM stack). A vertical 1D1R (one diode, one resistive switching device) integration can be used for crossbar memory structure to reduce the unit cell size to 4F² (F is the feature dimension).[89] Compared to flash memory and racetrack memory, a lower voltage is sufficient, and hence it can be used in low-power applications.

ITRI has shown that ReRAM is scalable below 30 nm.[90] The motion of oxygen atoms is a key phenomenon for oxide-based ReRAM;[91] one study indicated that oxygen motion may take place in regions as small as 2 nm.[92] It is believed that if a filament is responsible, it would not exhibit direct scaling with cell size.[93] Instead, the current compliance limit (set by an outside resistor, for example) could define the current-carrying capacity of the filament.[94]

A significant hurdle to realizing the potential of ReRAM is the sneak path problem that occurs in larger passive arrays. In 2010, complementary resistive switching (CRS) was introduced as a possible solution to sneak-path current interference.[95] In the CRS approach, the information storing states are pairs of high- and low-resistance states (HRS/LRS and LRS/HRS) so that the overall resistance is always high, allowing larger passive crossbar arrays.

A drawback to the initial CRS solution is the requirement for switching endurance caused by conventional destructive readout based on current measurements. A new approach for a nondestructive readout based on capacity measurement potentially lowers the requirements for both material endurance and power consumption.[96] Bi-layer structure is used to produce the nonlinearity in LRS to avoid the sneak path problem.[97] A single-layer device exhibiting a strong nonlinear conduction in LRS was reported.[98] Another bi-layer structure was introduced for bipolar ReRAM to improve the HRS and stability.[99]

Another solution to the sneak current issue is to perform read and reset operations in parallel across an entire row of cells, while using set on selected cells.[100] In this case, for a 3D-ReRAM 1TNR array, with a column of N ReRAM cells situated above a select transistor, only the intrinsic nonlinearity of the HRS is required to be sufficiently large, since the number of vertical levels N is limited (e.g., N = 8–32), and this has been shown possible for a low-current ReRAM system.[101]

Modeling of 2D and 3D caches designed with ReRAM and other non-volatile random access memories such as MRAM and PCM can be done using DESTINY[102] tool.

Proposed role in artificial intelligence applications

The increasing computational demands necessary for many improvements in artificial intelligence have led many to speculate that ReRAM implementations could be extremely useful hardware for running artificial intelligence and machine learning applications.[103]

Researchers at School of Engineering of Stanford University Havel built up a RRAM that "does the AI processing within the memory itself, thereby eliminating the separation between the compute and memory units." It is twice as energy efficient as state-of-the-art.[104]

References

  1. ↑ Lee, H. Y.; Chen, P. S.; Wu, T. Y.; Chen, Y. S.; Wang, C. C.; Tzeng, P. J.; Lin, C. H.; Chen, F. et al. (2008). "Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM". 2008 IEEE International Electron Devices Meeting. pp. 1–4. doi:10.1109/IEDM.2008.4796677. ISBN 978-1-4244-2377-4. 
  2. ↑ "RRAM: Trademark 003062791". EUIPO. https://euipo.europa.eu/eSearch/#details/trademarks/003062791. 
  3. ↑ "NeuRRAM". Simon's Foundation. https://www.quantamagazine.org/a-brain-inspired-chip-can-run-ai-with-far-less-energy-20221110/. 
  4. ↑ U.S. Patent 6,531,371
  5. ↑ U.S. Patent 7,292,469
  6. ↑ U.S. Patent 6,867,996
  7. ↑ Mellor, Chris (7 February 2012), Rambus drops $35m for Unity Semiconductor, http://www.channelregister.co.uk/2012/02/07/rambus_unity_semiconductor/ 
  8. ↑ "the new microcontrollers with on-chip non-volatile memory ReRAM" (Press release). Panasonic. May 15, 2012. Retrieved May 16, 2012.
  9. ↑ "Next-gen storage wars: In the battle of RRAM vs 3D NAND flash, all of us are winners" (Press release). PC World. August 9, 2013. Archived from the original on February 2, 2014. Retrieved January 28, 2014.
  10. ↑ Mellor, Chris. "HP 100TB Memristor drives by 2018 – if you're lucky, admits tech titan". https://www.theregister.com/2013/11/01/hp_memristor_2018/. 
  11. ↑ Lamb, D R; Rundle, P C (1967). "A non-filamentary switching action in thermally grown silicon dioxide films". British Journal of Applied Physics 18 (1): 29–32. doi:10.1088/0508-3443/18/1/306. Bibcode: 1967BJAP...18...29L. 
  12. ↑ Park, In-Sung; Kim, Kyong-Rae; Lee, Sangsul; Ahn, Jinho (2007). "Resistance Switching Characteristics for Nonvolatile Memory Operation of Binary Metal Oxides". Japanese Journal of Applied Physics 46 (4B): 2172. doi:10.1143/JJAP.46.2172. Bibcode: 2007JaJAP..46.2172P. 
  13. ↑ 13.0 13.1 Mehonic, A.; Cueff, S. B.; Wojdak, M.; Hudziak, S.; Jambois, O.; Labbé, C.; Garrido, B.; Rizk, R. et al. (2012). "Resistive switching in silicon suboxide films". Journal of Applied Physics 111 (7): 074507–074507–9. doi:10.1063/1.3701581. Bibcode: 2012JAP...111g4507M. https://hal.archives-ouvertes.fr/hal-01148232/document. 
  14. ↑ Bashara, N. M.; Nielsen, P. H. (1963). "Memory effects in thin film negative resistance structures". Annual Report 1963 Conference on Electrical Insulation. pp. 29–32. doi:10.1109/EIC.1963.7466544. ISBN 978-1-5090-3119-1. 
  15. ↑ Nielsen, P. H.; Bashara, N. M. (1964). "The reversible voltage-induced initial resistance in the negative resistance sandwich structure". IEEE Transactions on Electron Devices 11 (5): 243–244. doi:10.1109/T-ED.1964.15319. ISSN 0018-9383. Bibcode: 1964ITED...11..243N. 
  16. ↑ Simmons, J. G.; Verderber, R. R. (August 1967). "New thin-film resistive memory". Radio and Electronic Engineer 34 (2): 81–89. doi:10.1049/ree.1967.0069. ISSN 0033-7722. https://ieeexplore.ieee.org/document/5267142. 
  17. ↑ Lomax, R. W.; Simmons, J. G. (1968). "A thin film, cold cathode, alpha-numeric display panel". Radio and Electronic Engineer 35 (5): 265–272. doi:10.1049/ree.1968.0039. ISSN 0033-7722. https://ieeexplore.ieee.org/document/5267292. 
  18. ↑ Dearnaley, G.; Stoneham, A. M.; Morgan, D. V. (1970). "Electrical phenomena in amorphous oxide films" (in en). Reports on Progress in Physics 33 (3): 1129–1191. doi:10.1088/0034-4885/33/3/306. ISSN 0034-4885. Bibcode: 1970RPPh...33.1129D. https://pdfs.semanticscholar.org/2e88/58f3b9e71602bff2e318d82cc13a361e16f5.pdf. "[p. 1180] A thin-film resistive memory array based upon voltage-controlled negative resistance in SiO, was first proposed by Nielsen and Bashara (1964) and such a device has been described by Simmons and Verderber (1968).". 
  19. ↑ Jung, K. B.; Lee, J. W.; Park, Y. D.; Childress, J. R.; Pearton, S. J.; Jenson, M.; Hurst, A. T. (1 November 1997). "Electron cyclotron resonance plasma etching of materials for magneto-resistive random access memory applications" (in en). Journal of Electronic Materials 26 (11): 1310–1313. doi:10.1007/s11664-997-0076-x. ISSN 0361-5235. Bibcode: 1997JEMat..26.1310J. 
  20. ↑ Chua, L. O. (2011), "Resistance switching memories are memristors", Applied Physics A 102 (4): 765–783, doi:10.1007/s00339-011-6264-9, Bibcode: 2011ApPhA.102..765C 
  21. ↑ Mellor, Chris (10 October 2011), "HP and Hynix to produce the memristor goods by 2013", The Register, https://www.theregister.co.uk/2011/10/10/memristor_in_18_months/, retrieved 2012-03-07 
  22. ↑ Meuffels, P.; Soni, R. (2012), "Fundamental Issues and Problems in the Realization of Memristors", arXiv:1207.7319 [cond-mat.mes-hall]
  23. ↑ Di Ventra, Massimiliano; Pershin, Yuriy V. (2013). "On the physical properties of memristive, memcapacitive and meminductive systems". Nanotechnology 24 (25): 255201. doi:10.1088/0957-4484/24/25/255201. PMID 23708238. Bibcode: 2013Nanot..24y5201D. 
  24. ↑ Kim, J.; Pershin, Y. V.; Yin, M.; Datta, T.; Di Ventra, M. (July 2020). "An experimental proof that resistance-switching memories are not memristors". Advanced Electronic Materials 6 (7). doi:10.1002/aelm.202000010. 
  25. ↑ Valov, I.; Linn, E.; Tappertzhofen, S.; Schmelzer, S.; van den Hurk, J.; Lentz, F.; Waser, R. (2013). "Nanobatteries in redox-based resistive switches require extension of memristor theory". Nature Communications 4: 1771. doi:10.1038/ncomms2784. PMID 23612312. Bibcode: 2013NatCo...4.1771V. 
  26. ↑ "Intrinsic AI Solutions" (in en-GB). https://www.intrinsicsemi.com/. 
  27. ↑ "the Foresight Institute » Blog Archive » Nanotechnology-based next generation memory nears mass production". Foresight.org. 2014-08-10. http://www.foresight.org/nanodot/?p=6188. 
  28. ↑ Mehonic, A.; Munde, M. S.; Ng, W. H.; Buckwell, M.; Montesi, L.; Bosman, M.; Shluger, A. L.; Kenyon, A. J. (2017). "Intrinsic resistance switching in amorphous silicon oxide for high performance SiOx ReRAM devices". Microelectronic Engineering 178: 98–103. doi:10.1016/j.mee.2017.04.033. 
  29. ↑ 29.0 29.1 Lanza, Mario (2014). "A Review on Resistive Switching in High-k Dielectrics: A Nanoscale Point of View Using Conductive Atomic Force Microscope". Materials 7 (3): 2155–2182. doi:10.3390/ma7032155. PMID 28788561. Bibcode: 2014Mate....7.2155L. 
  30. ↑ Lee, D.; Seong, D. J.; Jo, I.; Xiang, F.; Dong, R.; Oh, S.; Hwang, H. (2007). "Resistance switching of copper doped MoO[sub x] films for nonvolatile memory applications". Applied Physics Letters 90 (12): 122104. doi:10.1063/1.2715002. Bibcode: 2007ApPhL..90l2104L. 
  31. ↑ Lanza, M.; Bersuker, G.; Porti, M.; Miranda, E.; Nafría, M.; Aymerich, X. (2012-11-05). "Resistive switching in hafnium dioxide layers: Local phenomenon at grain boundaries". Applied Physics Letters 101 (19): 193502. doi:10.1063/1.4765342. ISSN 0003-6951. Bibcode: 2012ApPhL.101s3502L. http://ddd.uab.cat/record/182947. 
  32. ↑ Shi, Yuanyuan; Ji, Yanfeng; Hui, Fei; Nafria, Montserrat; Porti, Marc; Bersuker, Gennadi; Lanza, Mario (2015-04-01). "In Situ Demonstration of the Link Between Mechanical Strength and Resistive Switching in Resistive Random-Access Memories" (in en). Advanced Electronic Materials 1 (4): n/a. doi:10.1002/aelm.201400058. ISSN 2199-160X. 
  33. ↑ Lanza, Mario (2017). Conductive Atomic Force Microscopy: Applications in Nanomaterials. Berlin, Germany: Wiley-VCH. pp. 10–30. ISBN 978-3-527-34091-0. 
  34. ↑ 34.0 34.1 "Advanced Engineering Materials – Wiley Online Library". Aem-journal.com. doi:10.1002/(ISSN)1527-2648. http://www.aem-journal.com. 
  35. ↑ Chen, Yu-Sheng; Wu, Tai-Yuan; Tzeng, Pei-Jer; Chen, Pang-Shiu; Lee, H. Y.; Lin, Cha-Hsin; Chen, F.; Tsai, Ming-Jinn (2009). "Forming-free HfO2 bipolar RRAM device with improved endurance and high speed operation". 2009 International Symposium on VLSI Technology, Systems, and Applications. pp. 37–38. doi:10.1109/VTSA.2009.5159281. ISBN 978-1-4244-2784-0. 
  36. ↑ Balakrishnan, M.; Thermadam, S. C. P.; Mitkova, M.; Kozicki, M. N. (2006). "A Low Power Non-Volatile Memory Element Based on Copper in Deposited Silicon Oxide". 2006 7th Annual Non-Volatile Memory Technology Symposium. pp. 104–110. doi:10.1109/NVMT.2006.378887. ISBN 978-0-7803-9738-5. 
  37. ↑ Sills, S.; Yasuda, S.; Strand, J.; Calderoni, A.; Aratani, K.; Johnson, A.; Ramaswamy, N. (2014). "A copper ReRAM cell for Storage Class Memory applications". 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. pp. 1–2. doi:10.1109/VLSIT.2014.6894368. ISBN 978-1-4799-3332-7. 
  38. ↑ I.V. Karpov, D. Kencke, D. Kau, S. Tang and G. Spadini, MRS Proceedings, Volume 1250, 2010
  39. ↑ V. S. S. Srinivasan et al., Punchthrough-Diode-Based Bipolar RRAM Selector by Si Epitaxy," Electron Device Letters, IEEE , vol.33, no.10, pp.1396,1398, Oct. 2012 doi: 10.1109/LED.2012.2209394 [1]
  40. ↑ Mandapati, R.; Shrivastava, S.; Das, B.; Sushama; Ostwal, V.; Schulze, J.; Ganguly, U. (2014). "High performance sub-430°C epitaxial silicon PIN selector for 3D RRAM". 72nd Device Research Conference. pp. 241–242. doi:10.1109/DRC.2014.6872387. ISBN 978-1-4799-5406-3. 
  41. ↑ Waser, Rainer; Aono, Masakazu (2007). "Nanoionics-based resistive switching memories" (in En). Nature Materials 6 (11): 833–840. doi:10.1038/nmat2023. ISSN 1476-4660. PMID 17972938. Bibcode: 2007NatMa...6..833W. 
  42. ↑ Pan, Chengbin; Ji, Yanfeng; Xiao, Na; Hui, Fei; Tang, Kechao; Guo, Yuzheng; Xie, Xiaoming; Puglisi, Francesco M. et al. (2017-01-01). "Coexistence of Grain-Boundaries-Assisted Bipolar and Threshold Resistive Switching in Multilayer Hexagonal Boron Nitride" (in en). Advanced Functional Materials 27 (10): n/a. doi:10.1002/adfm.201604811. ISSN 1616-3028. 
  43. ↑ Puglisi, F. M.; Larcher, L.; Pan, C.; Xiao, N.; Shi, Y.; Hui, F.; Lanza, M. (2016-12-01). "2D h-BN based RRAM devices". 2016 IEEE International Electron Devices Meeting (IEDM). pp. 34.8.1–34.8.4. doi:10.1109/IEDM.2016.7838544. ISBN 978-1-5090-3902-9. 
  44. ↑ S.C. Lee, Q. Hu, Y.-J. Baek, Y.J. Choi, C.J. Kang, H.H. Lee, T.-S. Yoon, Analog and bipolar resistive switching in pn junction of n-type ZnO nanowires on p-type Si substrate, J. Appl. Phys. 114 (2013) 1–5.
  45. ↑ D.V. Talapin, J.-S. Lee, M.V. Kovalenko, E.V. Shevchenko, Prospects of colloidal nanocrystals for electronic and optoelectronic applications, Chem. Rev. 110 (2009) 389–458.
  46. ↑ Li, B., Hui, W., Ran, X., Xia, Y., Xia, F., Chao, L., ... & Huang, W. (2019). Metal halide perovskites for resistive switching memory devices and artificial synapses. Journal of Materials Chemistry C, 7(25), 7476-7493.
  47. ↑ Kojima, A.; Teshima, K.; Shirai, Y.; Miyasaka, T. Organometal Halide Perovskites as Visible-light Sensitizers for Photovoltaic Cells. J. Am. Chem. Soc. 2009, 131, 6050−6051.
  48. ↑ Gratzel, M. The Light and Shade of Perovskite Solar Cells. ̈ Nat. Mater. 2014, 13, 838−842.
  49. ↑ Liu, D., Lin, Q., Zang, Z., Wang, M., Wangyang, P., Tang, X., ... & Hu, W. (2017). Flexible all-inorganic perovskite CsPbBr3 nonvolatile memory device. ACS Applied Materials & Interfaces, 9(7), 6171-6176.
  50. ↑ Hur, J. H. (2020). First principles study of oxygen vacancy activation energy barrier in zirconia-based resistive memory. Scientific reports, 10(1), 1-8.
  51. ↑ Tsunoda, K.; Kinoshita, K.; Noshiro, H.; Yamazaki, Y.; Iizuka, T.; Ito, Y.; Takahashi, A.; Okano, A. et al. (2007). "Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3 V". 2007 IEEE International Electron Devices Meeting. pp. 767–770. doi:10.1109/IEDM.2007.4419060. ISBN 978-1-4244-1507-6. 
  52. ↑ T. Liu et al., ISSCC 2013.
  53. ↑ J. Zahurak et al., IEDM 2014.
  54. ↑ H-Y. Lee et al., IEDM 2010.
  55. ↑ L. Goux et al., 2012 Symp. on VLSI Tech. Dig. of Tech. Papers, 159 (2012).
  56. ↑ "United States Patent and Trademark Office". https://assignment.uspto.gov/patent/index.html#/patent/search/resultAbstract?id=8362454&type=patNum. 
  57. ↑ Y. Y. Chen et al., IEDM 2013.
  58. ↑ C-H. Ho et al., 2016 Symposium on VLSI Technology.
  59. ↑ X. Han et al., CICC 2017.
  60. ↑ Wei, Z.; Kanzawa, Y.; Arita, K.; Katoh, Y.; Kawai, K.; Muraoka, S.; Mitani, S.; Fujii, S. et al. (2008). "Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism". 2008 IEEE International Electron Devices Meeting. pp. 1–4. doi:10.1109/IEDM.2008.4796676. ISBN 978-1-4244-2377-4. 
  61. ↑ Y. Hayakawa et al., 2015 Symposium on VLSI Technology.
  62. ↑ M-J. Lee et al., Nat. Mat. 10, 625 (2011).
  63. ↑ Panasonic ReRAM-based product description
  64. ↑ Z. Wei, IMW 2013.
  65. ↑ "Fujitsu Semiconductor Launches World's Largest Density 4 Mbit ReRAM Product for Mass Production : FUJITSU SEMICONDUCTOR". https://www.fujitsu.com/jp/group/fsl/en/resources/news/press-releases/2016/1026.html. 
  66. ↑ "Panasonic and United Microelectronics Corporation Agreed to Develop Mass Production Process for Next Generation ReRAM". February 6, 2017. https://www.businesswire.com/news/home/20170206005452/en/Panasonic-and-United-Microelectronics-Corporation-Agreed-to-Develop-Mass-Production-Process-for-Next-Generation-ReRAM. 
  67. ↑ EETimes.com – Memristors ready for prime time
  68. ↑ D. B. Strukov, Nature 453, 80 (2008).
  69. ↑ J. P. Strachan et al., IEEE Trans. Elec. Dev. 60, 2194 (2013).
  70. ↑ "Comparison of Pt/TiOx/Pt vs Pt/TaOx/TaOy/Pt". http://www.jos.ac.cn/bdtxbcn/ch/reader/create_pdf.aspx?file_no=15090022&year_id=2016&quarter_id=6&falg=1. 
  71. ↑ S. Kumar et al., ACS Nano 10, 11205 (2016).
  72. ↑ J. R. Jameson et al., IEDM 2013.
  73. ↑ D. Kanter, "Adesto Targets IoT Using CBRAM, The Linley Group Microprocessor Report, Feb 2016.
  74. ↑ 74.0 74.1 "Dialog Semiconductor: Advancing the connected world through technology | Dialog". https://www.dialog-semiconductor.com/. 
  75. ↑ "Weebit announced working 40nm SiOx RRAM cell samples | RRAM-Info". https://www.rram-info.com/weebit-announced-working-40nm-siox-rram-cell-samples. 
  76. ↑ "SiOx ReRAM reaches 1Mbit milestone". July 4, 2018. https://www.eenewseurope.com/news/siox-reram-reaches-1mbit-milestone-0. 
  77. ↑ "Weebit Nano packaged its RRAM chips for the first time | RRAM-Info". https://www.rram-info.com/weebit-nano-packaged-its-rram-chips-first-time. 
  78. ↑ "Weebit Nano completed its first embedded RRAM module design and tape-out | RRAM-Info". https://www.rram-info.com/weebit-nano-completed-its-first-embedded-rram-module-design-and-tape-out. 
  79. ↑ "Weebit Nano ReRAM scaled to 28nm". October 2021. https://www.electronicsweekly.com/news/business/weebit-nano-reram-scaled-28nm-2021-10/. 
  80. ↑ Y. Dong et al., Nano. Lett. 8, 386 (2008).
  81. ↑ S. H. Jo et al., ASPDAC 2015.
  82. ↑ Crossbar sampling 40nm at SMIC
  83. ↑ "TEMs of Ag filament". http://sites.ieee.org/sfbanano/files/2013/06/Lu_NVMT_2013.pdf. 
  84. ↑ "Intrinsic AI Solutions" (in en-GB). https://www.intrinsicsemi.com/. 
  85. ↑ Mellor, Chris (2023-03-16). "Taking a look at the ReRAM state of play" (in en-US). https://blocksandfiles.com/2023/03/16/the-state-of-reram-play/. 
  86. ↑ Fully inkjet printed flexible resistive memory -AIP Scitation
  87. ↑ Mass Producing Printed Electronics -Engineering.com
  88. ↑ Kannan, V; Rhee J K (6 October 2011). "Ultra-fast switching in solution processed quantum dot based non-volatile resistive memory". Applied Physics Letters 99 (14): 143504. doi:10.1063/1.3647629. Bibcode: 2011ApPhL..99n3504K. https://aip.scitation.org/doi/10.1063/1.3647629. 
  89. ↑ Zhang, Yang; Duan, Ziqing; Li, Rui; Ku, Chieh-Jen; Reyes, Pavel I; Ashrafi, Almamun; Zhong, Jian; Lu, Yicheng (2013). "Vertically integrated ZnO-Based 1D1R structure for resistive switching". Journal of Physics D: Applied Physics 46 (14): 145101. doi:10.1088/0022-3727/46/14/145101. Bibcode: 2013JPhD...46n5101Z. 
  90. ↑ Chen, Y. S.; Lee, H. Y.; Chen, P. S.; Gu, P. Y.; Chen, C. W.; Lin, W. P.; Liu, W. H.; Hsu, Y. Y. et al. (2009). "Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity". 2009 IEEE International Electron Devices Meeting (IEDM). pp. 1–4. doi:10.1109/IEDM.2009.5424411. ISBN 978-1-4244-5639-0. 
  91. ↑ New Non-Volatile Memory Workshop 2008, Hsinchu, Taiwan.
  92. ↑ Cen, C.; Thiel, S.; Hammerl, G.; Schneider, C. W.; Andersen, K. E.; Hellberg, C. S.; Mannhart, J.; Levy, J. (2008). "Nanoscale control of an interfacial metal–insulator transition at room temperature". Nature Materials 7 (4): 298–302. doi:10.1038/nmat2136. PMID 18311143. Bibcode: 2008NatMa...7..298C. https://opus.bibliothek.uni-augsburg.de/opus4/frontdoor/index/index/docId/61913. 
  93. ↑ I. G. Baek et al.,IEDM 2004.
  94. ↑ Lin, Chih-Yang; Wu, Chen-Yu; Wu, Chung-Yi; Hu, Chenming; Tseng, Tseung-Yuen (2007). "Bistable Resistive Switching in Al2O3 Memory Thin Films". Journal of the Electrochemical Society 154 (9): G189. doi:10.1149/1.2750450. Bibcode: 2007JElS..154G.189L. 
  95. ↑ Linn, Eike; Rosezin, Roland; Kügeler, Carsten; Waser, Rainer (2010). "Complementary resistive switches for passive nanocrossbar memories". Nature Materials 9 (5): 403–6. doi:10.1038/nmat2748. PMID 20400954. Bibcode: 2010NatMa...9..403L. 
  96. ↑ Tappertzhofen, S; Linn, E; Nielen, L; Rosezin, R; Lentz, F; Bruchhaus, R; Valov, I; Böttger, U et al. (2011). "Capacity based nondestructive readout for complementary resistive switches". Nanotechnology 22 (39): 395203. doi:10.1088/0957-4484/22/39/395203. PMID 21891857. Bibcode: 2011Nanot..22M5203T. 
  97. ↑ Joshua Yang, J.; Zhang, M.-X.; Pickett, Matthew D.; Miao, Feng; Paul Strachan, John; Li, Wen-Di; Yi, Wei; Ohlberg, Douglas A. A. et al. (2012). "Engineering nonlinearity into memristors for passive crossbar applications". Applied Physics Letters 100 (11): 113501. doi:10.1063/1.3693392. Bibcode: 2012ApPhL.100k3501J. 
  98. ↑ Mehonic, Adnan; Cueff, Sébastien; Wojdak, Maciej; Hudziak, Stephen; Labbé, Christophe; Rizk, Richard; Kenyon, Anthony J (2012). "Electrically tailored resistance switching in silicon oxide". Nanotechnology 23 (45): 455201. doi:10.1088/0957-4484/23/45/455201. PMID 23064085. Bibcode: 2012Nanot..23S5201M. 
  99. ↑ Zhang, Yang; Duan, Ziqing; Li, Rui; Ku, Chieh-Jen; Reyes, Pavel; Ashrafi, Almamun; Lu, Yicheng (2012). "FeZnO-Based Resistive Switching Devices". Journal of Electronic Materials 41 (10): 2880. doi:10.1007/s11664-012-2045-2. Bibcode: 2012JEMat..41.2880Z. 
  100. ↑ Yoon, Hong Sik; Baek, In-Gyu; Zhao, Jinshi; Sim, Hyunjun; Park, Min Young; Lee, Hansin; Oh, Gyu-Hwan; Shin, Jong Chan et al. (2009). "Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications". 2009 Symposium on VLSI Technology: 26–27. https://ieeexplore.ieee.org/document/5200621. 
  101. ↑ Chen, F. T.; Chen, Y. S.; Wu, T. Y.; Ku, T. K. (2014). "Write Scheme Allowing Reduced LRS Nonlinearity Requirement in a 3D-RRAM Array With Selector-Less 1TNR Architecture". IEEE Electron Device Letters 35 (2): 223–225. doi:10.1109/LED.2013.2294809. ISSN 0741-3106. Bibcode: 2014IEDL...35..223C. 
  102. ↑ Poremba et al., "DESTINY: A Tool for Modeling Emerging 3D NVM and eDRAM caches", DATE, 2015.
  103. ↑ Prezioso, M. (2016). Teherani, Ferechteh H; Look, David C; Rogers, David J. eds. "RRAM-based Hardware Implementation of Artificial Neural Networks: Progress Updates and Challenges Ahead". SPIE Annual Review. Oxide-based Materials and Devices VII 9749: 974918. doi:10.1117/12.2235089. Bibcode: 2016SPIE.9749E..18P. https://web.ece.ucsb.edu/~strukov/papers/2016/SPIEannreview2016.pdf. Retrieved June 13, 2021. 
  104. ↑ "Stanford engineers present new chip that ramps up AI computing efficiency". August 18, 2022. https://news.stanford.edu/2022/08/18/new-chip-ramps-ai-computing-efficiency/. 



Retrieved from "https://handwiki.org/wiki/index.php?title=Resistive_random-access_memory&oldid=3358507"