Engineering:Intel Timna
Timna was the codename of a proposed central processing unit (CPU) family by Intel. The project was announced in 1999 and was designed in Haifa, Israel; it is named after the Timna Valley in Israel. The chip was supposed to be Intel's first CPU with an integrated graphics processing unit (GPU) and random access memory (RAM) controller which was designed to work with the RDRAM type of RAM. The price of RDRAM did not drop as expected by Intel.[1][2] It was decided to use the Memory Translator Hub (MTH) that is also used by the Intel 820 chipset to link Timna with the SDRAM type of RAM. Later, a serious defect was discovered in the design of the MTH and so the Intel 820 based motherboards using it had to be recalled. The MTH was rebuilt but problems remained.
The GPU (codenamed Capitola) that was to be used in conjunction with Timna was based on i752/i754 that were used with 810/815E chipsets.
Timna was canceled on September 29, 2000.
The processor was expected to be clocked from 600 MHz to 700 MHz, use a 133 MHz front-side bus (FSB), have a L2 cache size of 128 KB, and was to be manufactured at a 180 nm process.[3]
Intel Haifa was later tasked to be the backup team for Intel's mobile CPU design. Their knowledge of Timna's P6 derived architecture heavily influenced their project Banias.
See also
References
- ↑ Sumner Lemon (June 8, 2009). "Intel Gives Integrated Graphics Another Chance". http://www.pcworld.com/article/166281/article.html.
- ↑ "Intel's Rambus mistake". October 18, 2000. http://www.geek.com/chips/intels-rambus-mistake-564770/. "We made a big bet on Rambus and it did not work out."
- ↑ Intel Timna microprocessor family, http://www.cpu-world.com/CPUs/Timna/index.html
External links
 |  |
