Engineering:Willow Cove

From HandWiki
Short description: CPU microarchitecture by Intel
Willow Cove
General Info
LaunchedSeptember 12, 2020; 5 years ago (September 12, 2020)
Designed byIntel
Common manufacturer(s)
  • Intel
Cache
L1 cache80 KB per core:
(32 KB instructions + 48 KB data)
Architecture and classification
Min. feature sizeIntel 10 nm SuperFin (10SF)
Instruction setx86-64
Extensions
Products, models, variants
Product code name(s)
History
PredecessorSunny Cove
SuccessorGolden Cove

Willow Cove is a codename for a CPU microarchitecture developed by Intel and released in September 2020. Willow Cove is the successor to the Sunny Cove microarchitecture, and is fabricated using Intel's enhanced 10 nm process node called 10 nm SuperFin (10SF).[1] The microarchitecture powers 11th-generation Intel Core mobile processors (codenamed "Tiger Lake").[1][2]

The Willow Cove microarchitecture was succeeded by Golden Cove.[3]

Features

Intel first described Tiger Lake and Willow Cove during their Architecture Day in 2020.[4] Willow Cove is almost identical to the previous microarchitecture but introduces new security features, a redesigned cache subsystem, and higher clock speeds.[4] Intel claims that these changes, in addition to the new 10SF process node, give an additional 10–20% performance increase from Sunny Cove.[1]

Improvements

  • Larger L2 caches (1.25 MB per core from 512 KB per core)
  • Larger L3 caches (3 MB per core from 2 MB per core)
  • A new AVX-512 instruction: Vector Pair Intersection to a Pair of Mask Registers, VP2INTERSECT[5][6]
  • Control Flow Enforcement Technology to prevent return-oriented programming and jump-oriented programming exploitation techniques[7]
  • Full memory (RAM) encryption[8]
  • Indirect branch tracking and shadow stack
  • Intel Key Locker[9][10]
  • AVX/AVX2 instructions support for Pentium Gold and Celeron processors has been unlocked[6]

Products

Willow Cove powers Intel's 11th-generation Intel Core mobile processors (codenamed Tiger Lake). Tiger Lake-U processors were released on September 2, 2020,[11] while Tiger Lake-H35 were released on January 11, 2021.[12] Tiger Lake-H processors were launched on May 11, 2021.[13][14]

References

  1. 1.0 1.1 1.2 Cutress, Dr Ian. "Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP". https://www.anandtech.com/show/15971/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp. 
  2. "Intel teases its Ice Lake & Tiger Lake family, 10nm for 2018 and 2019" (in en-US). 2016-01-20. https://www.tweaktown.com/news/49816/intel-teases-ice-lake-tiger-family-10nm-2018-2019/index.html. 
  3. Cutress, Dr Ian. "Intel Alder Lake: Confirmed x86 Hybrid with Golden Cove and Gracemont for 2021". https://www.anandtech.com/show/15979/intel-alder-lake-confirmed-x86-hybrid-with-golden-cove-and-gracemont-for-2021. 
  4. 4.0 4.1 "Intel goes over Tiger Lake and Willow Cove at Architecture Day". 2020-08-13. https://www.windowscentral.com/intel-breaks-down-tiger-lake-and-willow-cove-during-architecture-day. 
  5. "Compiler Support Getting Wired Up For AVX-512 VP2INTERSECT - Phoronix". https://www.phoronix.com/scan.php?page=news_item&px=LLVM-AVX512-VP2INTERSECT. 
  6. 6.0 6.1 October 2020, Anton Shilov 16 (16 October 2020). "Intel's Latest Celeron and Pentium CPUs Finally Get AVX2, AVX-512 Support" (in en). https://www.tomshardware.com/news/intels-latest-celeron-and-pentium-cpus-finally-get-avx2-avx-512-support. 
  7. "A Technical Look at Intel's Control-flow Enforcement Technology" (in en). https://www.intel.com/content/www/us/en/develop/articles/technical-look-control-flow-enforcement-technology.html. 
  8. "Intel Releases New Technology Specification for Memory Encryption" (in en). https://www.intel.com/content/www/us/en/develop/blogs/intel-releases-new-technology-specification-for-memory-encryption.html. 
  9. "Intel Key Locker Specification". https://software.intel.com/content/dam/develop/external/us/en/documents/343965-intel-key-locker-specification.pdf. 
  10. "Intel Key Locker Support Added to LLVM - Confirms Presence with Tiger Lake - Phoronix". https://www.phoronix.com/scan.php?page=news_item&px=Intel-Key-Locker-LLVM. 
  11. "2019 Intel Investor Meeting: The Transformation of the PC Sector". May 8, 2019. p. 11. http://intelstudios.edgesuite.net/im/2019/pdf/2019_Intel_Investor_Meeting_Bryant.pdf#page=11. 
  12. Cutress, Dr Ian. "Intel's New H35 Series: Quad Core Tiger Lake now at 35 W for 5.0 GHz". https://www.anandtech.com/show/16381/intels-new-h35-series-pushing-quadcore-mobile-tiger-lake-at-15-w-to-35-w-for-50-ghz. 
  13. Cutress, Dr Ian. "Intel Launches 11th Generation Core Tiger Lake-H: Eight Core 10nm Mobile Processors". https://www.anandtech.com/show/16668/intel-launches-11th-generation-core-tiger-lakeh-eight-core-10nm-mobile-processors. 
  14. Cutress, Dr Ian. "Intel's 8-Core Mobile Tiger Lake-H, at 45 W, to Ship in Q1". https://www.anandtech.com/show/16384/intels-8-core-mobile-tiger-lake-h-at-45-w-to-ship-in-q1.