Secure cryptoprocessor

From HandWiki
Short description: Device used for encryption
Western Electric 229G cryptoprocessor.

A secure cryptoprocessor is a dedicated computer-on-a-chip or microprocessor for carrying out cryptographic operations, embedded in a packaging with multiple physical security measures, which give it a degree of tamper resistance. Unlike cryptographic processors that output decrypted data onto a bus in a secure environment, a secure cryptoprocessor does not output decrypted data or decrypted program instructions in an environment where security cannot always be maintained.

The purpose of a secure cryptoprocessor is to act as the keystone of a security subsystem, eliminating the need to protect the rest of the subsystem with physical security measures.[1]

Examples

A hardware security module (HSM) contains one or more secure cryptoprocessor chips.[2][3][4] These devices are high grade secure cryptoprocessors used with enterprise servers. A hardware security module can have multiple levels of physical security with a single-chip cryptoprocessor as its most secure component. The cryptoprocessor does not reveal keys or executable instructions on a bus, except in encrypted form, and zeros keys by attempts at probing or scanning. The crypto chip(s) may also be potted in the hardware security module with other processors and memory chips that store and process encrypted data. Any attempt to remove the potting will cause the keys in the crypto chip to be zeroed. A hardware security module may also be part of a computer (for example an ATM) that operates inside a locked safe to deter theft, substitution, and tampering.

Modern smartcards are probably the most widely deployed form of secure cryptoprocessor, although more complex and versatile secure cryptoprocessors are widely deployed in systems such as Automated teller machines, TV set-top boxes, military applications, and high-security portable communication equipment.[citation needed] Some secure cryptoprocessors can even run general-purpose operating systems such as Linux inside their security boundary. Cryptoprocessors input program instructions in encrypted form, decrypt the instructions to plain instructions which are then executed within the same cryptoprocessor chip where the decrypted instructions are inaccessibly stored. By never revealing the decrypted program instructions, the cryptoprocessor prevents tampering of programs by technicians who may have legitimate access to the sub-system data bus. This is known as bus encryption. Data processed by a cryptoprocessor is also frequently encrypted.

The Trusted Platform Module (TPM) is an implementation of a secure cryptoprocessor that brings the notion of trusted computing to ordinary PCs by enabling a secure environment.[citation needed] Present TPM implementations focus on providing a tamper-proof boot environment, and persistent and volatile storage encryption.

Security chips for embedded systems are also available that provide the same level of physical protection for keys and other secret material as a smartcard processor or TPM but in a smaller, less complex and less expensive package.[citation needed] They are often referred to as cryptographic authentication devices and are used to authenticate peripherals, accessories and/or consumables. Like TPMs, they are usually turnkey integrated circuits intended to be embedded in a system, usually soldered to a PC board.

Features

Security measures used in secure cryptoprocessors:

  • Tamper-detecting and tamper-evident containment.
  • Conductive shield layers in the chip that prevent reading of internal signals.
  • Controlled execution to prevent timing delays from revealing any secret information.
  • Automatic zeroization of secrets in the event of tampering.
  • Chain of trust boot-loader which authenticates the operating system before loading it.
  • Chain of trust operating system which authenticates application software before loading it.
  • Hardware-based capability registers, implementing a one-way privilege separation model.

Degree of security

Secure cryptoprocessors, while useful, are not invulnerable to attack, particularly for well-equipped and determined opponents (e.g. a government intelligence agency) who are willing to expend massive resources on the project.[citation needed]

One attack on a secure cryptoprocessor targeted the IBM 4758.[5] A team at the University of Cambridge reported the successful extraction of secret information from an IBM 4758, using a combination of mathematics, and special-purpose codebreaking hardware. However, this attack was not practical in real-world systems because it required the attacker to have full access to all API functions of the device. Normal and recommended practices use the integral access control system to split authority so that no one person could mount the attack.

While the vulnerability they exploited was a flaw in the software loaded on the 4758, and not the architecture of the 4758 itself, their attack serves as a reminder that a security system is only as secure as its weakest link: the strong link of the 4758 hardware was rendered useless by flaws in the design and specification of the software loaded on it.

Smartcards are significantly more vulnerable, as they are more open to physical attack. Additionally, hardware backdoors can undermine security in smartcards and other cryptoprocessors unless investment is made in anti-backdoor design methods.[6]

In the case of full disk encryption applications, especially when implemented without a boot PIN, a cryptoprocessor would not be secure against a cold boot attack[7] if data remanence could be exploited to dump memory contents after the operating system has retrieved the cryptographic keys from its TPM.

However, if all of the sensitive data is stored only in cryptoprocessor memory and not in external storage, and the cryptoprocessor is designed to be unable to reveal keys or decrypted or unencrypted data on chip bonding pads or solder bumps, then such protected data would be accessible only by probing the cryptoprocessor chip after removing any packaging and metal shielding layers from the cryptoprocessor chip. This would require both physical possession of the device as well as skills and equipment beyond that of most technical personnel.

Other attack methods involve carefully analyzing the timing of various operations that might vary depending on the secret value or mapping the current consumption versus time to identify differences in the way that '0' bits are handled internally vs. '1' bits. Or the attacker may apply temperature extremes, excessively high or low clock frequencies or supply voltage that exceeds the specifications in order to induce a fault. The internal design of the cryptoprocessor can be tailored to prevent these attacks.

Some secure cryptoprocessors contain dual processor cores and generate inaccessible encryption keys when needed so that even if the circuitry is reverse engineered, it will not reveal any keys that are necessary to securely decrypt software booted from encrypted flash memory or communicated between cores.[8]

The first single-chip cryptoprocessor design was for copy protection of personal computer software (see US Patent 4,168,396, Sept 18, 1979) and was inspired by Bill Gates's Open Letter to Hobbyists.

History

Further information: Hardware security module § History

The hardware security module (HSM), a type of secure cryptoprocessor,[3][4] was invented by Egyptian-American engineer Mohamed M. Atalla,[9] in 1972.[10] He invented a high security module dubbed the "Atalla Box" which encrypted PIN and ATM messages, and protected offline devices with an un-guessable PIN-generating key.[11] In 1972, he filed a patent for the device.[12] He founded Atalla Corporation (now Utimaco Atalla) that year,[10] and commercialized the "Atalla Box" the following year,[11] officially as the Identikey system.[13] It was a card reader and customer identification system, consisting of a card reader console, two customer PIN pads, intelligent controller and built-in electronic interface package.[13] It allowed the customer to type in a secret code, which is transformed by the device, using a microprocessor, into another code for the teller.[14] During a transaction, the customer's account number was read by the card reader.[13] It was a success, and led to the wide use of high security modules.[11]

Fearful that Atalla would dominate the market, banks and credit card companies began working on an international standard in the 1970s.[11] The IBM 3624, launched in the late 1970s, adopted a similar PIN verification process to the earlier Atalla system.[15] Atalla was an early competitor to IBM in the banking security market.[12]

At the National Association of Mutual Savings Banks (NAMSB) conference in January 1976, Atalla unveiled an upgrade to its Identikey system, called the Interchange Identikey. It added the capabilities of processing online transactions and dealing with network security. Designed with the focus of taking bank transactions online, the Identikey system was extended to shared-facility operations. It was consistent and compatible with various switching networks, and was capable of resetting itself electronically to any one of 64,000 irreversible nonlinear algorithms as directed by card data information. The Interchange Identikey device was released in March 1976.[14] Later in 1979, Atalla introduced the first network security processor (NSP).[16] Atalla's HSM products protect 250 million card transactions every day as of 2013,[10] and secure the majority of the world's ATM transactions as of 2014.[9]

See also

References

  1. ↑ Digital rights management : concepts, methodologies, tools, and applications. Information Resources Management Association.. Hershey, Pa.: Information Science Reference (an imprint of IGI Global). 2013. pp. 609. ISBN 9781466621374. OCLC 811354252. 
  2. ↑ Ramakrishnan, Vignesh; Venugopal, Prasanth; Mukherjee, Tuhin (2015). Proceedings of the International Conference on Information Engineering, Management and Security 2015: ICIEMS 2015. Association of Scientists, Developers and Faculties (ASDF). p. 9. ISBN 9788192974279. https://books.google.com/books?id=Gw9pCwAAQBAJ&pg=PA9. 
  3. ↑ 3.0 3.1 "Secure Sensitive Data with the BIG-IP Hardware Security Module". F5 Networks. 2012. https://www.f5.com/pdf/solution-profiles/hardware-security-module-sp.pdf. Retrieved 30 September 2019. 
  4. ↑ 4.0 4.1 Gregg, Michael (2014). CASP CompTIA Advanced Security Practitioner Study Guide: Exam CAS-002. John Wiley & Sons. p. 246. ISBN 9781118930847. https://books.google.com/books?id=LKPCBwAAQBAJ&pg=PA246. 
  5. ↑ attack on the IBM 4758
  6. ↑ Waksman, Adam (2010), "Tamper Evident Microprocessors", Proceedings of the IEEE Symposium on Security and Privacy (Oakland, California), https://www.cs.columbia.edu/~waksman/PDFs/Oakland_2010.pdf 
  7. ↑ J. Alex Halderman, Seth D. Schoen, Nadia Heninger, William Clarkson, William Paul, Joseph A. Calandrino, Ariel J. Feldman, Jacob Appelbaum, and Edward W. Felten (February 21, 2008). Lest We Remember: Cold Boot Attacks on Encryption Keys. Princeton University. http://citp.princeton.edu/memory/. Retrieved 2008-02-22. 
  8. ↑ Secure CPU complies with DOD anti-tamper mandate
  9. ↑ 9.0 9.1 Stiennon, Richard (17 June 2014). "Key Management a Fast Growing Space". IT-Harvest. https://securitycurrent.com/key-management-a-fast-growing-space/. Retrieved 21 August 2019. 
  10. ↑ 10.0 10.1 10.2 Langford, Susan (2013). "ATM Cash-out Attacks". Hewlett-Packard. https://h41382.www4.hpe.com/gfs-shared/20140318153228.pdf. Retrieved 21 August 2019. 
  11. ↑ 11.0 11.1 11.2 11.3 Bátiz-Lazo, Bernardo (2018). Cash and Dash: How ATMs and Computers Changed Banking. Oxford University Press. pp. 284 & 311. ISBN 9780191085574. https://books.google.com/books?id=rWhiDwAAQBAJ&pg=PA284. 
  12. ↑ 12.0 12.1 "The Economic Impacts of NIST's Data Encryption Standard (DES) Program". United States Department of Commerce. October 2001. https://www.nist.gov/sites/default/files/documents/2017/05/09/report01-2.pdf. Retrieved 21 August 2019. 
  13. ↑ 13.0 13.1 13.2 "ID System Designed as NCR 270 Upgrade". Computerworld (IDG Enterprise) 12 (7): 49. 13 February 1978. https://books.google.com/books?id=fB-Te8d5hO8C&pg=PA49. 
  14. ↑ 14.0 14.1 "Four Products for On-Line Transactions Unveiled". Computerworld (IDG Enterprise) 10 (4): 3. 26 January 1976. https://books.google.com/books?id=3u9H-xL4sZAC&pg=PA3. 
  15. ↑ Konheim, Alan G. (1 April 2016). "Automated teller machines: their history and authentication protocols". Journal of Cryptographic Engineering 6 (1): 1–29. doi:10.1007/s13389-015-0104-3. ISSN 2190-8516. https://slideheaven.com/automated-teller-machines-their-history-and-authentication-protocols.html. 
  16. ↑ Burkey, Darren (May 2018). "Data Security Overview". Micro Focus. http://www.gtug.de/HotSpot2018/download/Presentation/C108-Burkey.pdf. Retrieved 21 August 2019. 

Further reading

  • Ross Anderson, Mike Bond, Jolyon Clulow and Sergei Skorobogatov, Cryptographic Processors — A Survey, April 2005 (PDF). This is not a survey of cryptographic processors; it is a survey of relevant security issues.
  • Robert M. Best, US Patent 4,278,837, July 14, 1981
  • R. Elbaz, et al., Hardware Engines for Bus Encryption — A Survey, 2005 (PDF).
  • David Lie, Execute Only Memory, [1].
  • Extracting a 3DES key from an IBM 4758
  • J. D. Tygar and Bennet Yee, A System for Using Physically Secure Coprocessors, Dyad




Retrieved from "https://handwiki.org/wiki/index.php?title=Secure_cryptoprocessor&oldid=3170615"