256-bit computing
| Computer architecture bit widths |
|---|
| Bit |
| Application |
| Binary floating-point precision |
| Decimal floating-point precision |
In computer architecture, 256-bit integers, memory addresses, or other data units are those that are 256 bits (32 octets) wide. Also, 256-bit CPU and ALU architectures are those that are based on registers, address buses, or data buses of that size. There are currently no mainstream general-purpose processors built to operate on 256-bit integers or addresses, though a number of processors do operate on 256-bit data.
Representation
A 256-bit register can store 2256 different values. The range of integer values that can be stored in 256 bits depends on the integer representation used.
The maximum value of an unsigned 256-bit integer is 2256 − 1, written in decimal as 115,792,089,237,316,195,423,570,985,008,687,907,853,269,984,665,640,564,039,457,584,007,913,129,639,935 or approximately as 1.1579 x 1077.
256-bit processors could be used for addressing directly up to 2256 bytes. Already 2128 (for 128-bit addressing) would greatly exceed the total data stored on Earth as of 2018, which has been estimated to be around 33.3 zettabytes (over 274 bytes).[1]
History
Xbox 360 was the first high-definition gaming console to utilize the ATI Technologies 256-bit GPU Xenos[2] before the introduction of the current gaming consoles especially Nintendo Switch.
Some buses on the newer System on a chip (e.g. Tegra developed by Nvidia) utilize 64-bit, 128-bit, 256-bit, or higher.
Hardware
CPUs feature SIMD instruction sets (Advanced Vector Extensions and the FMA instruction set etc.) where 256-bit vector registers are used to store several smaller numbers, such as eight 32-bit floating-point numbers, and a single instruction can operate on all these values in parallel. However, these processors do not operate on individual numbers that are 256 binary digits in length, only their registers have the size of 256-bits. Binary digits are found together in 128-bit collections.
Modern GPU chips may operate data across a 256-bit memory bus (or possibly a 512-bit bus with HBM3[3]).
The Efficeon processor was Transmeta's second-generation 256-bit VLIW design which employed a software engine to convert code written for x86 processors to the native instruction set of the chip.[4][5]
The DARPA funded Data-Intensive Architecture (DIVA) system incorporated processor-in-memory (PIM) 5-stage pipelined 256-bit datapath, complete with register file and ALU blocks in a "WideWord" processor in 2002.[6]
Software
- 256 bits is a common key size for symmetric ciphers in cryptography, such as Advanced Encryption Standard (AES).
- Increasing the word size can accelerate multiple precision mathematical libraries. Applications include cryptography.
- Researchers at the University of Cambridge use a 256-bit capability pointer, which includes capability and addressing information, on early implementations of their CHERI capability system.[7]
- SHA-256 hash function.
- Smart contracts use 256- or 257-bit integers; 256-bit words for the Ethereum Virtual Machine. "We realize that a 257 bits byte is quite unusual, but for smart contracts it is ok to have at least 256 bits numbers. The leading VM for smart contracts, Ethereum VM, introduced this practice and other blockchain VMs followed."[8]
See also
References
- ↑ Reinsel, David; Gantz, John; Rydning, John (November 2018). The Digitization of the World. IDC. p. 6. https://www.seagate.com/files/www-content/our-story/trends/files/idc-seagate-dataage-whitepaper.pdf. Retrieved 27 October 2022.
- ↑ "Xbox 360 review: Xbox 360". February 15, 2006. https://www.cnet.com/reviews/xbox-360-review/.
- ↑ Harding, Scharon (15 April 2021). "What Are HBM, HBM2 and HBM2E? A Basic Definition" (in en). https://www.tomshardware.com/reviews/glossary-hbm-hbm2-high-bandwidth-memory-definition,5889.html.
- ↑ "Transmeta Efficeon TM8300 Processor". Transmeta Corporation. http://datasheets.chipdb.org/Transmeta/pdfs/brochures/efficeon_tm8300_processor.pdf.
- ↑ Williams, Martyn (29 May 2002). "Transmeta Unveils Plans for TM8000 Processor". http://www.pcworld.com/article/101516/transmeta_unveils_plans_for_tm8000_processor.html.
- ↑ Draper, Jeffrey; Sondeen, Jeff; Chang Woo Kang (October 2002). "Implementation of a 256-bit WideWord Processor for the Data-Intensive Architecture (DIVA) Processing-In-Memory (PIM) Chip". International Solid-State Circuits Conference. http://sportlab.usc.edu/~changk/publications/esscirc02.pdf.
- ↑ Watson, Robert N. M.; Neumann, Peter G.; Woodruff, Jonathan; Anderson, Jonathan; Anderson, Ross; Dave, Nirav; Laurie, Ben; Moore, Simon W. et al. (3 March 2012). "CHERI: a research platform deconflating hardware virtualization and protection". Unpublished workshop paper for RESoLVE’12, March 3, 2012, London, UK. SRI International Computer Science Laboratory. http://www.csl.sri.com/users/neumann/2012resolve-cheri.pdf.
- ↑ Borisenkov, Dmitriy (23 October 2019). "[llvm-dev RFC: On non 8-bit bytes and the target for it"]. https://lists.llvm.org/pipermail/llvm-dev/2019-October/136115.html.
 |  |
